

Analysis of SDI/DCLK Issue for RH1020 and RT1020

Background

The SDI and DCLK pins (pin numbers 61 and 62, respectively) do not function properly when configured as outputs on all Actel RT1020 devices and older RH1020 devices. This problem does not exist on RH1020 devices manufactured in mid-1999 or later and designated as "pass 8" silicon. In normal mode, the user must program the security fuse ("program fuse") in order to configure SDI and DCLK pins as outputs. However, as a result of the issue described in this report, the SDI/DCLK output configuration is not supported in the affected devices. This technical brief discusses the cause of this phenomenon, and its impact on reliability.

Functional Description

When SDI and DCLK are configured as outputs, the "program fuse" must be blown, as discussed in the *RadHard/RadTolerant Programming Guide* in table 1-2 on page 22, located on Actel's web site. When the "program fuse" is programmed, node 1 (as shown in Figure 1) becomes a logic "0." Node "SFUSBLO," which is the output-enable for SDI and DCLK pins should become a logical "1" (5 volts). In the design, there exists a latch that consists of inverters 2 and 3. The latch's function is to pull and keep node "SFUSBLO" at V_{CC} (logical "1").

Failure Description

SDI and DCLK become tristated when configured as outputs and the supply voltage is below 5.0 volts. However, if the voltage is increased to 6.0 volts and then decreased to 3.5 volts, the two outputs function properly.

Analysis

An experiment was performed to determine the state of the special I/Os: SDI and DCLK. A simple design was generated to use the SDI and DCLK pins as outputs ("program fuse" was blown). In addition, a 10K Ohm resistor was placed in series with the output pins (SDI/DCLK) to limit current flow. The output of SDI and DCLK could be pulled up in the experiment (resistor connected to V_{CC}), a characteristic of a tristated output.

Failure Mechanism

Figure 1 shows a simplified schematic diagram of the silicon signature portion of the circuit. Note: SFUSBLO is the point of interest since it must be a logic "1" to enable the output buffers of SDI and DCLK. This condition occurs when the "program fuse is blown."

Initially, the anomalous behavior was attributed to the high fuse resistance (due to the non-ideal programming path). However, an experiment proved this assumption inaccurate. Node 1 was shorted to GND, thus bypassing the fuse, using Focus Ion Beam (FIB) technology. With node 1 at logic "0," the output of SDI and DCLK remained tristated. This was further supported by SPICE simulation. (See "Appendix A" on page 4)




Figure 1 • Simplified Silicon Signature Circuit

Initially, when the "program fuse" is not blown, (unblown program fuse symbolized as a capacitor in Figure 1 on page 1, from node 1 to ground) node 1 is a logic "1." Nodes SFUSBLO and 2 (because the pass device is turned on) will be at logic "0" (0 volts).

For the purpose of this discussion, assume that nodes SFUSBLO and 2 are the same, since the pass device is on. When the "program fuse" is blown, node 1 has a path to ground, by way of a ruptured program fuse, and becomes a logic "0." Node SFUSBLO will begin making a transition from L->H (logic "0" to "1"). Simultaneously, since node 3 is initially "1," the NLV (NMOS, low voltage device in inverter 3) device is fully turned on, thereby causing the output of inverter 3 (SFUSBLO) to be "0." Since the output of inverter 3 is a logical "0" (0 volts) and the output of inverter 1 is a logical "1" (5 volts) (due to the programmed antifuse), we now have a state of contention. Bench microprobing of the SFUSBLO signal at Actel indicates that node SFUSBLO is at ~2.0V when the SDI/DCLK pins are not functioning as outputs. Please refer to Figure 2 for a simplified drawing of this effect. The p-channel of inverter 1 is constructed with a thick oxide of 350 angstroms.

This is a high voltage p-channel (PHV) device. The n-channel device in inverter 3 is a standard low voltage (oxide thickness of 190 angstroms) n-channel device,

referred to as NLV. The final state is determined by the strongest device (NLV in this circuit, since PHV is especially weak in the RH process), which will cause SFUSBLO to stay at logic "0." Hence, it is crucial that the ratio of the $I_{dsat}(NLV)/I_{dsat}(PHV)$ is correct. From previous simulations, the optimum $I_{dsat}(NLV)/I_{dsat}(PHV)$ was found to be 4.7 for a commercial 1020 device. However, due to the difference in processes between commercial and RadHard devices, the $I_{dsat}(NLV)/I_{dsat}(PHV)$ ratio is 7.9 (for the RH process).

Effects On Reliability

Figure 3 shows the resultant circuit when the aforementioned phenomenon occurs. The current passes through a high-voltage PMOS pull-up, an NMOS pass transistor, and a NMOS pull down to ground. Although the potential increase in current is likely, it is not significant enough to be measured on the bench. SPICE simulations (refer to "Appendix B" on page 5) show that the worst case increase in I_{dd} is 240µA (at +25°C) and 350µA (-55°C). However, analyses performed by Actel (including radiation effects) indicate that this current is too low to cause any reliability issue, such as dielectric rupture, hot carrier degradation, or electromigration. Explanations are as follows:




Figure 2 • State of nodes 1, 2, and 3 when "program fuse" is programmed





Figure 3 • Schematic Diagram of the Effects of Both NLV and PHV on

Hot Carrier (Figure 4)**Figure 4 • Hot Carrier Effect**

It is well known that as NMOS channel lengths are reduced, the electric field at the drain of a transistor in saturation increases (for a fixed drain voltage). The electric field can become so high that electrons acquire enough kinetic energy to become what is termed "hot." These hot electrons can penetrate the gate oxide layer and produce a gate current. The trapping of charges injected into the oxide can, eventually, lead to degradation of the MOS device parameters such as threshold, subthreshold current, and transconductance, which in turn could lead to failures in circuits. For p-channel devices, since the mobility of holes is much less than that of the electrons in the n-channel device, there is no risk of hot holes. Thus the hot electron effect is limited to the n-channel devices and is a strong function of both the V_{ds} voltage and the channel length of the device.

In the case of the circuit shown above, both n-channel devices are larger than minimum channel length (by $2.2\mu\text{m}$) and exhibit a lower V_{ds} voltage than the worst case characterized at 5.5V. For transistor (1), the effective V_{ds} is equivalent to the threshold drop of the transistor. For transistor (2), the effective V_{ds} , when the circuit is non-functional, is equivalent to $V_1 - V_{tn}$, where V_1 was measured to be $\sim 2.0\text{V}$. In summary, there is no hot carrier issue with this circuitry.

Electromigration

Electromigration refers to the displacement of atoms within the conducting material (metals). This displacement is due to the transfer of momentum from the mobile carriers to the atomic lattices and vice versa. When a high current passes through thin metal conductors in integrated circuits, metal ions in some regions will pile up and voids will form in other regions. Thus, discontinuity in metal conductors can occur.

In the case of the circuit shown above, the maximum current through simulation was found to be $240\mu\text{A}$ at $+25^\circ\text{C}$ and $350\mu\text{A}$ at -55°C . Based on the layout dimensions, the maximum current density, J ($\text{mA}/\mu\text{m}$), through this circuit is:

$$J = I_{\text{dd}} (\text{worst case}) / W_{\text{min}}; \text{ where } W_{\text{min}} = 2.7\mu\text{m}$$

was calculated to be $0.09\text{mA}/\mu\text{m}$ ($+25^\circ\text{C}$) and $0.13\text{mA}/\mu\text{m}$ (-55°C), where the process was designed for a minimum current density of $1.0\text{mA}/\mu\text{m}$. For room temp, there is 10X margin to electromigration. It is known that electromigration is a function of temperature as illustrated in the following equation:

$$\text{MTF} \sim 1/J^2 \rightarrow 1/J^2$$

thus there is additional margin at -55°C due to the temperature effects. At hot temp, the I_{dd} current is significantly reduced as both the n-channel and the p-channel devices become weaker.


Conclusion

The security feature of blowing the program fuse is functional for all RT1020 and RH1020 devices. There is no impact on the performance or reliability of these devices by programming the security fuse (program fuse). The feature of the SDI/DCLK pins functioning as outputs is not supported in the RT1020 or early ("pass 7") RH1020 devices.

Corrective Action

Actel has implemented a fix for RH1020 devices to allow designers to use the SDI/DCLK pins as outputs designated as "pass 8" material. No silicon fix is planned for RT1020 devices. We have also reviewed the circuitry to ensure that no other similar failures exist due to the weakness of the PHV devices.

Appendix A



element 0:vcc
 volts 5.0000
 current -243.5362u
 power 1.2177m

total voltage source power dissipation= 1.2177m watts

**** mosfets

subject	0:m1	0:m2	0:m3
element	0:phv.2	0:mos.1	0:mos.2
model	243.5362u	243.5362u	243.5362u
id	540.3528E	-15.4004E	-9.919E-18
ibz	34.3366E	-17.4844E	-15.3854E
vgs	-1.7499	3.4605	5.0000
vds	3.2501	210.4074m	1.5995
vbs	3.2501	-1.5395	0.
vth	-1.3370	1.0577	752.8484m
vdseat	-2.8063	1.6143	3.5863
beta	47.7119u	543.6186u	47.9256u
gm	955.9372m	278.4061m	266.6525m
gm	117.9765u	83.3528u	60.5352u
gds	698.1676n	1.0464m	118.8510u
gmb	31.3449u	8.7740u	9.6939u
cdtot	18.8145f	13.4336f	14.6278f
cgrot	11.0620f	14.4226f	20.3701f
csrot	10.9320f	14.0931f	19.2056f
cbrot	20.4317f	8.6719f	9.3442f
cgd	2.5600f	7.2140f	11.0765f
cgd	7.6283f	6.8084f	7.9201f

**** job concluded
 ***** Star-HSPICE -- 97.1 (970317) 15:38:05 98/08/14 solaris

 : test: t-n t-p t-cd t-tox t-load 5v
 ***** job statistics summary

 trnm= 25.000 temp= 25.000

total memory used 450 kbytes
 # nodes = 10 # elements = 4
 # diodes = 0 # bits = 0 # jfets = 0 # mosfets = 3
 analysis time # points tot. iter conv.iter

test.out

op point	0.02	1	14
readin	0.59		
errchk	0.10		
setup	0.01		
output	0.00		
total cpu time	0.72 seconds		
job started at	15:38:05 98/08/14		
job ended at	15:38:06 98/08/14		

The following time statistics are already included in the analysis time
 load 0.00
 solver 0.00
 # external nodes = 4 # internal nodes = 6
 # branch currents = 1 total matrix size = 11
 pivot based and non pivoting solution times
 non pivoting: ---- decompose 0.00 solve 0.00
 matrix size(39) = initial size(38) + fill(1)
 words copied= 0
 lic: Release token(s)
 HSPICE job test filter completed.
 Fri Aug 14 15:38:05 PDT 1998
 Fri Aug 14 15:38:06 EDT 1998

Actel and the Actel logo are registered trademarks of Actel Corporation.
All other trademarks are the property of their owners.



<http://www.actel.com>

Actel Europe Ltd.

Maxfli Court, Riverside Way
Camberley, Surrey GU15 3YL
United Kingdom

Tel: +44 (0)1276 401450

Fax: +44 (0)1276 401590

Actel Corporation

955 East Arques Avenue
Sunnyvale, California 94086
USA

Tel: (408) 739-1010

Fax: (408) 739-1540

Actel Asia-Pacific

EXOS Ebisu Bldg. 4F
1-24-14 Ebisu Shibuya-ku
Tokyo 150 Japan

Tel: +81-(0)3-3445-7671

Fax: +81-(0)3-3445-7668