

# Accelerator Series FPGAs: ACT 3 PCI-Compliant Family



#### **Features**

- Up to 10,000 Gate Array Equivalent Gates.
- Up to 250 MHz On-Chip Performance.
- 9.0 ns Clock-to-Output.
- Up to 1,153 Dedicated Flip-Flops.
- Up to 228 User-Programmable I/O Pins.
- PCI-Compliant I/O Drivers.
- Four High-Speed, Low-Skew Clocks.

- Highly Predictable, Synthesis-Friendly Architecture Supports High-Level Design Methodologies.
- 100% Module Utilization with Automatic Place and Route Tools.
- Deterministic, User-Controllable Timing via DirectTime Software Tool.
- VHDL and Verilog-HDL Models for PCI Target, Master, and Bridge Functions.

# **ACT 3 PCI-Compliant Devices**

Device	A1460BP	A14100BP
Capacity	6,000	10,000
Gate Array Equivalent Gates	15,000	25,000
PLD Equivalent Gates	150	25,000
TTL Equivalent Packages (40 Gates)	60	100
20-Pin PAL Equivalent Packages (100 Gates)	00	100
Logic Modules	848	1,377
S-Module	432	697
C-Module	416	680
Dedicated Flip-Flops <sup>1</sup>	768	1,153
User I/Os (Maximum)	168	228
Packages <sup>2</sup> (By Pin Count)		
PQFP	160, 208	_
RQFP	· <u> </u>	208
TQFP	176	_
BGA	225	313
Performance <sup>3</sup> (Maximum, Worst-Case Commercial)		
Chip-to-Chip <sup>4</sup>	97 MHz	93 MHz
Accumulators (16-Bit)	63 MHz	63 MHz
Loadable Counter (16-Bit)	110 MHz	105 MHz
Prescaled Loadable Counters (16-Bit)	150 MHz	150 MHz
Datapath, Shift Registers	150 MHz	150 MHz
Clock-to-Output (Pad-to-Pad)	9.0 ns	9.5 ns

- 1. One flip-flop per S-module, two flip-flops per I/O module.
- 2. See Product Plan on page 3 for package availability.
- 3. Based on A1460BP-2, and A14100BP-2.
- 4. Clock-to-Output + Set-Up




#### Description


Actel enhanced the popular ACT 3 Accelerator Series family of FPGAs to include PCI-compliant I/O drivers. ACT 3 FPGAs are based upon Actel's proprietary antifuse technology and 0.6 micron CMOS process. ACT 3 devices offer a high-performance, PCI-compliant programmable solution. The ACT 3 PCI-compliant family delivers 200 MHz on-chip operation and 9.0 nanosecond clock-to-output performance with capacities spanning from 6,000 to 10,000 gate array equivalent gates. The PCI-compliant ACT 3 devices are denoted with a "BP" designator and are shown in the ordering information chart.

Actel's ACT 3 PCI-compliant devices provide a high-capacity, synthesis-friendly programmable solution to PCI applications. The following headings detail the pertinent PCI Local Bus Specifications along with the corresponding ACT 3 parameters. The section numbers in the notes denote the pertinent section in the PCI Local Bus Specification

version 2.1. ACT 3 devices comply 100% to the electrical and timing specifications detailed in the PCI specification. However, as with all programmable logic devices, the performance of the final product depends upon the user's design and optimization techniques.



## **Ordering Information**



#### **Product Plan**

		Speed Grade*				Application	
	Std	-1	-2	-3	С	I	
A1460BP Device							
160-Pin Plastic Quad Flatpack (PQFP)	~	~	~	~	V	Р	
176-Pin Thin Quad Flatpack (TQFP)	Р	Р	Р	Р	Р	Р	
208-Pin Plastic Quad Flatpack (PQFP)	~	~	<b>V</b>	<b>✓</b>	<b>✓</b>	Р	
225-Pin Plastic Ball Grid Array (BGA)	Р	Р	Р	Р	Р	_	
A14100BP Device							
208-Pin Power Quad Flatpack (RQFP)	V	~	~	~	V	Р	
313-Pin Plastic Ball Grid Array (BGA)	Р	Р	Р	Р	Р	_	

**Note:**  $P = Planned, \checkmark = Availiable.$ 

#### **Plastic Device Resources**

			User I/Os				
			PQFP, RQFP TQFI		TQFP	ВС	SA .
Device Series	Logic Modules	Gates	160-Pin	208-Pin	176-Pin	225-Pin	313-Pin
A1460BP	848	6000	131	167	151	168	_
A14100BP	1377	10000	_	175	_	_	228

# **Pin Description**

#### CLKA Clock A (Input)

TTL clock input for clock distribution networks. The clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O.

#### CLKB Clock B (Input)

TTL clock input for clock distribution networks. The clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O.

# HCLK Dedicated (Hard-Wired) Array Clock (Input)

TTL clock input for sequential modules. This input is directly wired to each S-module, and offers clock speeds independent of the number of S-modules being driven. This pin can also be used as an I/O.

# IOCLK Dedicated (Hard-Wired) I/O Clock (Input)

TTL clock input for I/O modules. This input is directly wired to each I/O module, and offers clock speeds independent of the number of I/O modules being driven. This pin can also be used as an I/O.

#### I/O Input/Output (Input, Output)

The I/O pin functions as an input, output, three-state, or bi-directional buffer. Input and output levels are compatible with standard TTL and CMOS specifications. Unused I/O pins are automatically driven LOW by the Designer Series software.

# IOPCL Dedicated (Hard-Wired) I/O Preset/Clear (Input)

TTL input for I/O preset or clear. This global input is directly wired to the preset and clear inputs of all I/O registers. This pin functions as an I/O when no I/O preset or clear macros are used.

#### NC No Connection

This pin is not connected to circuitry within the device.

## MODE Mode (Input)

The MODE pin controls the use of diagnostic pins (DCLK, PRA, PRB, SDI). When the MODE pin is HIGH, the special functions are active. When the MODE pin is LOW, the pins function as I/Os. To provide ActionProbe capability, the MODE pin should be terminated to GND through a 10K resistor, allowing the MODE pin to be pulled HIGH when required.

#### SDI Serial Data Input (Input)

Serial data input for diagnostic probe and device programming. SDI is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

## DCLK Diagnostic Clock (Input)

TTL clock input for diagnostic probe and device programming. DCLK is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.



#### PRA Probe A (Output)

The Probe A pin is used to output data from any user-defined design node within the device. This independent diagnostic pin can be used in conjunction with the Probe B pin to allow real-time diagnostic output of any signal path within the device. The PRA pin can be used as a user-defined I/O when debugging has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. PRA is accessible when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is I.OW.

#### PRB Probe B (Output)

The Probe B pin is used to output data from any user-defined design node within the device. This independent diagnostic pin can be used in conjunction with the Probe A pin to allow real-time diagnostic output of any signal path within the device. The PRB pin can be used as a user-defined I/O when debugging has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. PRB is accessible when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is I.OW

V<sub>CC</sub> 5V Supply Voltage

HIGH supply voltage.

GND Ground

LOW supply voltage.

#### **Architecture**

This section of the data sheet is meant to familiarize the user with the architecture of the ACT 3 family of FPGA devices. A generic description of the family will be presented first, followed by a detailed description of the logic blocks, routing structure, antifuses, and special function circuits. The on-chip circuitry required to program the devices is not covered.

#### Topology

The ACT 3 family architecture is composed of six key elements: logic modules, I/O modules, I/O pad drivers, routing tracks, clock networks, and programming and test circuits. The basic structure is similar for all devices in the family, differing only in the number of rows, columns, and I/Os. The array itself consists of alternating rows of modules and channels. The logic modules and channels are in the center of the array; the I/O modules are located along the array periphery. A simplified floor plan is depicted in Figure 1.

# **Logic Modules**

ACT 3 logic modules are enhanced versions of the 1200XL family logic modules. As in the 1200XL family, there are two types of modules: C-modules and S-modules. The C-module is

functionally equivalent to the 1200XL C-module and implements high fanin combinatorial macros, such as 5-input ANDs and 5-input ORs, and is available for use as a CM8 hard macro. The S-module is designed to implement high-speed sequential functions within a single module. S-modules consist of a full C-module driving a flip-flop, allowing an additional level of logic to be implemented without additional propagation delay. It is available for use as DFM8A/B and DLM8A/B hard macros. C-modules and S-modules are arranged in pairs called module pairs; module pairs are arranged in alternating patterns and make up the bulk of the array. This arrangement allows the placement software to support two-module macros of four types: CC, CS, SC, and SS. The C-module implements the following function:

Y = |S1\*|S0\*|D00 + |S1\*|S0\*|D01 + |S1\*|S0\*|D10 + |S1\*|S0\*|D11

where: S0 = A0 \* B0 and S1 = A1 + B1

The S-module contains a full implementation of the C-module plus a clearable sequential element that can either implement a latch or flip-flop function. The S-module can implement any function implemented by the C-module, allowing complex combinatorial-sequential functions to be implemented with no delay penalty. The Designer Series development system will automatically combine any C-module macro driving an S-module macro into the S-module, freeing up a logic module and eliminating a module delay.

The clear input (CLR) is accessible from the routing channel. In addition, the clock input may be connected to one of three clock networks: CLK0, CLK1, or HCLK. The C-module and S-module functional descriptions are shown in Figures 2 and 3. The clock selection multiplexor selects the clock input to the S-module.

## I/O Modules

I/O modules provide an interface between the array and the I/O pad drivers. I/O modules are located in the array and access the routing channels in a fashion similar to logic modules. There are two types of I/O modules: side/side and top/bottom. The I/O module schematic is shown in Figure 4. UO1 and UO2 are inputs from the routing channel: one for the routing channel above and one for the routing channel below the module. The top/bottom I/O modules interact with only one channel and therefore have only one UO input. The signals DataIn and DataOut connect to the I/O pad driver. Each I/O module contains two D-type flip-flops, and each flip-flop is connected to the dedicated I/O clock (IOCLK).

Each flip-flop can be bypassed by non-sequential I/Os. In addition, each flip-flop contains a data enable input that can be accessed from the routing channels (ODE and IDE). The asynchronous preset/clear input is driven by the dedicated




Figure 1 • Generalized Floor Plan of ACT 3 Device




Figure 2 • C-Module Diagram

preset/clear network (IOPCL). Either preset or clear can be selected individually on an I/O-module-by-I/O-module basis.

The I/O module output Y is used to bring pad signals into the array or to feed the output register back into the array. This allows the output register to be used in high-speed state machine applications. Side I/O modules have a dedicated output segment for Y extending into the routing channels above and below (similar to logic modules). Top/Bottom I/O modules have no dedicated output segment. Signals coming into the chip from the top or bottom are routed using F-fuses and LVTs (F-fuses and LVTs are explained in detail in the routing section).

#### I/O Pad Drivers

All pad drivers are capable of being tri-state. Each buffer connects to an associated I/O module with four signals: OE (Output Enable), IE (Input Enable), DataOut, and DataIn. Special signals used only during programming and test also connect to the pad drivers: OUTEN (global output enable), INEN (global input enable), and SLEW (individual slew selection). See Figure 5.






Figure 3 • S-Module Diagram




Figure 4 • Function Diagram for I/O Module




Figure 5 • Function Diagram for I/O Pad Driver

#### Special I/Os

The special I/Os are of two types: temporary and permanent. Temporary special I/Os are used during programming and testing, and function as normal I/Os when the MODE pin is inactive. Permanent special I/Os are user-programmed as either normal I/Os or special I/Os. Their function does not change once the device has been programmed. The permanent special I/Os consist of the array clock input buffers (CLKA and CLKB), the hard-wired array clock input buffer (HCLK), the hard-wired I/O clock input buffer (IOCLK), and the hard-wired I/O register preset/clear input buffer (IOPCL). Their function is determined by the I/O macros selected.

#### Clock Networks

The ACT 3 architecture contains four clock networks: two high-performance dedicated clock networks and two general-purpose routed networks. The high-performance networks function up to 200 MHz, while the general-purpose routed networks function up to 150 MHz.

#### **Dedicated Clocks**

Dedicated clock networks support high performance by providing sub-nanosecond skew and predictable performance. Dedicated clock networks contain no programming elements in the path from the I/O pad driver to

the input of S-modules or I/O modules. There are two dedicated clock networks: one for the array registers (HCLK), and one for the I/O registers (IOCLK). The clock networks are accessed by special I/Os.

#### **Routed Clocks**

The routed clock networks are referred to as CLK0 and CLK1. Each network is connected to a clock module (CLKMOD) that selects the source of the clock signal, and may be driven as follows (see Figure 6):

- · Externally from the CLKA Pad
- · Externally from the CLKB Pad
- · Internally from the CLKINA Input
- · Internally from the CLKINB Input

The clock modules are located in the top row of the I/O modules. Clock drivers and a dedicated horizontal clock track are located in each horizontal routing channel. The function of the clock module is determined by the selection of clock macros from the macro library. The macro CLKBUF is used to connect one of the two external clock pins to a clock network, and the macro CLKINT is used to connect an internally generated clock signal to a clock network. Since both clock networks are identical, the user may use either CLKO or CLK1. Routed clocks can also be used to drive high-fanout nets like resets, output enables, or data enables. This saves logic modules and results in performance increases in some cases.




Figure 6 • Clock Networks



# **Routing Structure**

The ACT 3 architecture uses vertical and horizontal routing tracks to connect the various logic and I/O modules. These routing tracks are metal interconnects that may either be of continuous length or broken into segments. Segments can be joined together at the ends using antifuses to increase their lengths up to the full length of the track.

#### **Horizontal Routing**

Horizontal channels are located between the rows of modules, and are composed of several routing tracks. The horizontal routing tracks within the channel are divided into one or more segments. The minimum horizontal segment length is the width of a module pair, and the maximum horizontal segment length is the full length of the channel. Any segment that spans more than one-third of the row's length is considered a long horizontal segment. A typical channel is

shown in Figure 7. Undedicated horizontal routing tracks are used to route signal nets. Dedicated routing tracks are used for the global clock networks, and for power and ground tie-off tracks.

## **Vertical Routing**

Vertical tracks are of three types: input, output, and long. Vertical tracks are also divided into one or more segments, with each segment in an input track dedicated to the input of a particular module. Each segment in an output track is dedicated to the output of a particular module. Long segments are uncommitted and can be assigned during routing. Each output segment spans four channels (two above and two below), except near the top and bottom of the array where edge effects occur. LVTs contain either one or two segments. An example of vertical routing tracks and segments is shown in Figure 8.




Figure 7 • Horizontal Routing Tracks and Segments




Figure 8 • Vertical Routing Tracks and Segments

#### **Antifuse Connections**

An antifuse is a "normally open" structure as opposed to the "normally closed" fuse structure used in PROMs or PALs. The use of antifuses to implement a programmable logic device results in highly testable structures, as well as an efficient programming architecture. The structure is highly testable because there are no pre-existing connections; temporary connections can be made using pass transistors. These temporary connections can isolate individual antifuses to be programmed, as well as isolate individual circuit structures to be tested. This can be done both before and after programming. For example, all metal tracks can be tested for continuity and shorts between adjacent tracks, and the functionality of all logic modules can be verified.

Four types of antifuse connections are used in the routing structure of the ACT 3 array. The physical structure of the antifuse is identical in each case; only the usage differs. Table 1 shows four types of antifuses.

**Table 1** • Antifuse Types

XF	Horizontal-to-Vertical Connection
HF	Horizontal-to-Horizontal Connection
VF	Vertical-to-Vertical Connection
FF	"Fast" Vertical Connection

Examples of all four types of connections are shown in Figures 7 and 8.

#### Module Interface

Connections to logic and I/O modules are made through vertical segments that connect to the module inputs and outputs. These vertical segments lie on vertical tracks that span the entire height of the array.

## **Module Input Connections**

The tracks dedicated to module inputs are segmented by pass transistors in each module row. During normal user operation, the pass transistors are inactive, which isolates the inputs of a module from the inputs of the module directly above or below it. During certain test modes, the pass transistors are active to verify the continuity of the metal tracks. Vertical input segments span only the channel above or the channel below. The logic modules are arranged such that half of the inputs are connected to the channel above and half of the inputs to segments in the channel below, as shown in Figure 9.

# **Module Output Connections**

Module outputs have dedicated output segments. Output segments extend vertically two channels above and two channels below, except at the top or bottom of the array. Output segments twist, as shown in Figure 10, so that only four vertical tracks are required.

#### LVT Connections

Outputs may also connect to non-dedicated segments called long vertical tracks (LVTs). Each module pair in the array shares four LVTs that span the length of the column. Any module in the column pair can connect to one of the LVTs in



the column using an FF connection. The FF connection uses antifuses connected directly to the driver stage of the module output, bypassing the isolation transistor. FF antifuses are programmed at a higher current level than HF, VF, or XF antifuses to produce a lower resistance value.

#### **Antifuse Connections**

In general, every intersection of a vertical segment and a horizontal segment contains an unprogrammed antifuse (XF-type). One exception is in the case of the clock networks.

# **Clock Connections**

To minimize loading on the clock networks, a subset of the input has antifuses on the clock tracks. Only a few of the

C-module and S-module inputs can be connected to the clock networks. To further reduce loading on the clock network, only a subset of the horizontal routing tracks can connect to the clock inputs of the S-module.

## **Programming and Test Circuits**

The array of logic and I/O modules is surrounded by test and programming circuits controlled by the temporary special I/O pins MODE, SDI, and DCLK. The function of these pins is similar in all ACT family devices. The ACT 3 family also includes support for two ActionProbe circuits, allowing complete observability of any logic or I/O module in the array using the temporary special I/O pins PRA and PRB.




Figure 9 • Logic Module Routing Interface

# **5V Operating Conditions**

# Absolute Maximum Ratings<sup>1</sup>

#### Free Air Temperature Range

Symbol	Parameter	Limits	Units
V <sub>CC</sub>	DC Supply Voltage	-0.5 to +7.0	V
V <sub>I</sub>	Input Voltage	$-0.5$ to $V_{CC}$ +0.5	V
Vo	Output Voltage	$-0.5$ to $V_{CC}$ +0.5	V
I <sub>IO</sub>	I/O Source Sink Current <sup>2</sup>	±20	mA
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C

#### Notes:

- Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the Recommended Operating Conditions.
- Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than V<sub>CC</sub> + 0.5V or less than GND – 0.5V, the internal protection diodes will forward-bias and can draw excessive current.

# **Recommended Operating Conditions**

Parameter	Commercial	Industrial	Military	Units
Temperature Range <sup>1</sup>	0 to +70	-40 to +85	-55 to +125	°C
5V Power Supply Tolerance	±5	±10	±10	%V <sub>CC</sub>

#### Note:

 Ambient temperature (T<sub>A</sub>) is used for commercial and industrial; case temperature (T<sub>C</sub>) is used for military.

# **Electrical Specifications**

The PCI bus specifies I/O drivers in terms of the DC and AC characteristics. However, since the PCI bus drivers spend a relatively large proportion of time transitioning from one power rail to the other, PCI drivers are primarily characterized by their V/I curves (Tables 2 and 3).



# **Output Drive Characteristics** for **5.0V Signaling**

ACT 3 PCI device I/O drivers were designed specifically for high-performance PCI systems. Figures 10 and 11 show the

typical output drive characteristics of the 5.0V ACT 3 devices. ACT 3 output drivers are compliant with the PCI Local Bus Specification.

**Table 2** • DC Specification for 5.0V Signaling<sup>1</sup>

			PCI		ACT 3		
Symbol	Parameter	Condition	Minimum	Maximum	Minimum	Maximum	Units
V <sub>CC</sub>	Supply Voltage		4.75	5.25	4.75	5.25 <sup>2</sup>	V
$V_{IH}$	Input High Voltage		2	$V_{CC} + 0.5$	2	$V_{CC} + 0.5$	V
$V_{IL}$	Input Low Voltage		-0.5	0.8	-0.3	0.8	V
I <sub>IH</sub>	Input High Current	$V_{1N} = 2.7$		70	_	10	μΑ
I <sub>IL</sub>	Input Low Current	V <sub>IN</sub> =0.5		-70	_	-10	μΑ
$V_{OH}$	Output High Voltage	$I_{OUT} = -2 \text{ mA}$	2.4		3.7		V
V <sub>OL</sub>	Output Low Voltage	$I_{OUT} = 3 \text{ mA},$ $6 \text{ mA}$		0.55	_	0.33	V
C <sub>IN</sub>	Input Pin Capacitance			10	_	10	pF
C <sub>CLK</sub>	CLK Pin Capacitance		5	12	_	10	pF
L <sub>PIN</sub>	Pin Inductance			20	_	< 8 nH <sup>3</sup>	nH

#### Notes:

- 1. PCI Local Bus Specification Section 4.2.1.1.
- 2. Maximum rating for  $V_{CC}$  –0.5V to 7.0V. Refer to Accelerator Series FPGAs ACT 3 family data sheet.
- 3. Dependent upon the chosen package. PCI recommends QFP packaging to reduce pin inductance and capacitance.

**Table 3** • AC Specifications for 5.0V Signaling<sup>1</sup>

			PCI		AC		
Symbol	Parameter	Condition	Minimum	Maximum	Minimum	Maximum	Units
I <sub>CL</sub>	Low Clamp Current	$-5 < V_{IN} \le -1$	-25 + (V <sub>IN</sub> +1) /0.015		-60	-10	mA
Slew (r)	Output Rise Slew Rate	0.4V to 2.4V load	1	5	1.8	2.8	V/ns
Slew (f)	Output Lall Slew Rate	2.4V to 0.4V load	1	5	2.8	4.3	V/ns

#### Note:

1. PCI Local Bus Specification Section 4.2.1.2.




Figure 10 • Typical Output Drive Characteristics (Based upon simulation data)




Figure 11 • Typical Output Drive Characteristics (Based upon simulation data)



# **System Timing Specification**

Tables 4 and 5 list the critical PCI timing parameters and the corresponding timing parameter for the ACT 3 PCI-compliant devices.

# Table 4 • Clock Specification for 33 MHz PCI<sup>1</sup>

#### **PCI Models**

Actel provides synthesizable VHDL and Verilog-HDL models for a PCI target interface, a PCI master interface, and a PCI-to-PCI bridge interface. Consult your local Actel sales representative for more details.

		PCI		ACT 3		
Symbol	Parameter	Minimum	Maximum	Minimum	Maximum	Units
T <sub>CYC</sub>	CLK Cycle Time	30	_	4.0	_	ns
T <sub>HIGH</sub>	CLK High Time	11	_	1.9	_	ns
T <sub>LOW</sub>	CLK Low Time	11	_	1.9	_	ns

Note:

**Table 5** • Timing Parameters for 33 MHz PCI<sup>1</sup>

		PCI		ACT 3			
Symbol	Parameter	Minimum	Maximum	Minimum	Maximum	Units	
T <sub>VAL</sub>	CLK to Signal Valid—Bused Signals	2	11	2.0	9.0	ns	
$T_{VAL(PTP)}$	CLK to Signal Valid—Point-to-Point	2	12	2.0	9.0	ns	
T <sub>ON</sub>	Float to active	2	_	2.0	4.0	ns	
T <sub>OFF</sub>	Active to Float	_	28	_	8.3 <sup>2</sup>	ns	
T <sub>SU</sub>	Input Set-Up Time to CLK—Bused Signals	7	_	1.5	_	ns	
T <sub>SU(PTP)</sub>	Input Set-Up Time to CLK—Point-to-Point	10, 12	_	1.5	_	ns	
T <sub>H</sub>	Input Hold to CLK	0	_	0	_	ns	

<sup>1.</sup> PCI Local Bus Specification Section 4.2.3.1.

<sup>1.</sup> For information only. These values represent registered I/O timing used in the PCI macro implementation for an A1460BP-2 device. Please see the PCI macro specification for more information on timing and speed bin requirements.

<sup>2.</sup> T<sub>OFF</sub> is system dependent. ACT 3 PCI devices have 7.4 ns turn-off time, reflection is typically an additional 10 ns.

# **Package Thermal Characteristics**

The device junction to case thermal characteristic is  $\theta_{jc}$ , and the junction to ambient air characteristic is  $\theta_{ja}$ . The thermal characteristics for  $\theta_{ja}$  are shown with two different air flow rates.

Maximum junction temperature is 150°C.

A sample calculation of the absolute maximum power dissipation allowed for a CPGA 175-pin package at commercial temperature and still air is as follows:

$$Absolute\ Maximum\ Power\ Allowed\ =\ \frac{Max.\ Junction\ Temp.\ (^{\circ}C)-Max.\ Ambient\ Temp.\ (^{\circ}C)}{\theta_{ja}\ (^{\circ}C/W)}\ =\ \frac{150^{\circ}C-70^{\circ}C}{25^{\circ}C/W}\ =\ 3.2\ W$$

			$\theta_{ja}$	$\theta_{ja}$	
Package Type <sup>1</sup>	Pin Count	$\theta_{ extsf{jc}}$	Still Air	300 ft/min	Units
Plastic Quad Flatpack	160	10	33	26	°C/W
	208	10	33	26	°C/W
Thin Quad Flatpack	176	11	32	25	°C/W
Power Quad Flatpack	208	0.4	17	13	°C/W
Plastic Ball Grid Array	225	10	25	19	°C/W
	313	10	23	17	°C/W

#### Note:

# **Power Dissipation**

$$P = [I_{CC \ standby} + I_{active}] * V_{CC} + I_{OL} * V_{OL} * N + I_{OH} * (V_{CC} - V_{OH}) * M$$
 (1)

Where:

 $I_{CC\ standby}$  is the current flowing when no inputs or outputs are changing.

 $\boldsymbol{I}_{active}$  is the current flowing due to CMOS switching.

I<sub>OL</sub>, I<sub>OH</sub> are TTL sink/source currents. V<sub>OL</sub>, V<sub>OH</sub> are TTL level output voltages.

N equals the number of outputs driving TTL loads to  $V_{\rm OL}$ .

M equals the number of outputs driving TTL loads to  $\ensuremath{V_{\mathrm{OH}}}.$ 

An accurate determination of N and M is problematical because their values depend on the design and on the system I/O. The power can be divided into two components: static and active.

#### **Static Power Component**

Actel FPGAs have small static power components that result in lower power dissipation than PALs or PLDs. By integrating multiple PALs/PLDs into one FPGA, an even greater reduction in board-level power dissipation can be achieved.

The power due to standby current is typically a small component of the overall power. Standby power is calculated below for commercial, worst-case conditions.

 $\begin{array}{ccc} I_{CC} & V_{CC} & Power \\ 2mA & 5.25\,V & 10.5\,mW \end{array}$ 

The static power dissipated by TTL loads depends on the number of outputs driving HIGH or LOW and the DC load current. Again, this value is typically small. For instance, a 32-bit bus sinking 4 mA at 0.33V will generate 42 mW with all outputs driving LOW, and 140 mW with all outputs driving HIGH. The actual dissipation will average somewhere between as I/Os switch states with time.

#### **Active Power Component**

Power dissipation in CMOS devices is usually dominated by the active (dynamic) power dissipation. This frequency-dependent component is a function of the logic and the external I/O. Active power dissipation results from charging internal chip capacitances of the interconnect, unprogrammed antifuses, module inputs, and module outputs, plus external capacitance due to PC board traces and load device inputs. An additional component of the active power dissipation is the totem pole current in CMOS transistor pairs. The net effect can be associated with an equivalent capacitance that can be combined with frequency and voltage to represent active power dissipation.

#### **Equivalent Capacitance**

The power dissipated by a CMOS circuit can be expressed by Equation 2.

Power (
$$\mu W$$
) =  $C_{EQ} * V_{CC}^2 * F$  (2)

Where:

 $C_{FO}$  is the equivalent capacitance expressed in pF.

 $V_{CC}$  is the power supply in volts.

F is the switching frequency in MHz.

<sup>1.</sup> Maximum power dissipation in still air for 160-pin PQFP package is 2.4 watts, 208-pin PQFP package is 2.4 watts, 100-pin PQFP package is 1.6 watts, 100-pin VQFP package is 1.9 watts, 176-pin TQFP package is 2.5 watts, 84-pin PLCC package is 2.2 watts, 208-pin RQFP package is 4.7 watts, 225-pin BGA package is 3.2 watts, 313-pin BGA package is 3.5 watts.



Equivalent capacitance is calculated by measuring  $I_{CC}$  active at a specified frequency and voltage for each circuit component of interest. Measurements have been made over a range of frequencies at a fixed value of  $V_{CC}$ . Equivalent capacitance is frequency-independent, allowing the results to be used over a wide range of operating conditions. Equivalent capacitance values are shown below.

# **CEQ** Values for Actel FPGAs

Modules (C <sub>EQM</sub> )	6.7
Input Buffers (CEQI)	7.2
Output Buffers (C <sub>EQO</sub> )	10.4
Routed Array Clock Buffer Loads (C <sub>EQCR</sub> )	1.6
Dedicated Clock Buffer Loads (C <sub>EQCD</sub> )	0.7
I/O Clock Buffer Loads (C <sub>EQCI</sub> )	0.9

To calculate the active power dissipated from the complete design, the switching frequency of each part of the logic must be known. Equation 3 shows a piece-wise linear summation over all components.

$$\begin{split} & Power = & V_{CC}2*\left[\left(m*C_{EQM}*f_m\right)_{modules} + \left(n*C_{EQI}*f_n\right)_{inputs} + \\ & \left(p*\left(C_{EQO} + C_L\right)*f_p\right)_{outputs} \\ & + 0.5*\left(q_1*C_{EQCR}*f_{q1}\right)_{routed\_Clk1} + \left(r_1*f_{q1}\right)_{routed\_Clk1} \\ & + 0.5*\left(q_2*C_{EQCR}*f_{q2}\right)_{routed\_Clk2} \\ & + \left(r_2*f_{q2}\right)_{routed\_Clk2} + 0.5*\left(s_1*C_{EQCD}*f_{s1}\right)_{dedicated\_Clk} \\ & + \left(s_2*C_{EQCI}*f_{s2}\right)_{I0\_Clk} \end{split}$$

#### Where:

 $\begin{array}{lll} m & = & \text{Number of logic modules switching at } f_m \\ n & = & \text{Number of input buffers switching at } f_n \\ p & = & \text{Number of output buffers switching at } f_p \\ q_1 & = & \text{Number of clock loads on the first routed} \\ & & & & & & & & & & & & & \\ \end{array}$ 

 $\begin{array}{ll} q_2 & = & \text{Number of clock loads on the second routed} \\ & & \text{array clock} \end{array}$ 

 ${f r}_1 = {f Fixed}$  capacitance due to first routed array clock

 $\begin{array}{ll} r_2 & = & Fixed \ capacitance \ due \ to \ second \ routed \ array \\ & clock \end{array}$ 

 $s_1$  = Fixed number of clock loads on the dedicated array clock

 $s_2 \hspace{1cm} = \hspace{1cm} \text{Fixed number of clock loads on the dedicated} \\ \hspace{1cm} \hspace{1cm} \text{I/O clock} \hspace{1cm}$ 

 $C_{EQM}$  = Equivalent capacitance of logic modules in pF  $C_{EOI}$  = Equivalent capacitance of input buffers in pF

 $\begin{array}{ll} C_{EQO} & = & Equivalent \ capacitance \ of \ output \ buffers \ in \\ pF & \end{array}$ 

 $\begin{array}{ll} C_{EQCR} & = & Equivalent \ capacitance \ of \ routed \ array \ clock \\ & in \ pF \end{array}$ 

 $C_{EQCD}$  = Equivalent capacitance of dedicated array clock in pF

 $\begin{array}{ll} C_{EQCI} & = & Equivalent \ capacitance \ of \ dedicated \ I/O \ clock \\ & in \ pF \end{array}$ 

 $C_L$  = Output lead capacitance in pF

f<sub>m</sub> = Average logic module switching rate in MHz
 f<sub>n</sub> = Average input buffer switching rate in MHz

 $\begin{array}{ll} f_p & = \text{ Average output buffer switching rate in MHz} \\ f_{q1} & = \text{ Average first routed array clock rate in MHz} \end{array}$ 

 $f_{q2}$  = Average second routed array clock rate in MHz

f<sub>s1</sub> = Average dedicated array clock rate in MHz f<sub>c2</sub> = Average dedicated I/O clock rate in MHz

# Fixed Capacitance Values for Actel FPGAs (pF)

	$\mathbf{r_1}$	$\mathbf{r_2}$
Device Type	routed_Clk1	routed_Clk2
A1460BP	165	165
A14100BP	195	195

# Fixed Clock Loads (s<sub>1</sub>/s<sub>2</sub>)

	$\mathbf{s_1}$	$s_2$
	<b>Clock Loads on</b>	<b>Clock Loads on</b>
Device Type	Dedicated Array Clock	Dedicated I/O Clock
A1460BP	432	168
A14100BP	697	228


# **Determining Average Switching Frequency**

To determine the switching frequency for a design, you must have a detailed understanding of the data input values to the circuit. The following guidelines are meant to represent worst-case scenarios that can be generally used to predict the upper limits of power dissipation.

upper minus or power dissipution.		
Logic Modules (m)	=	80% of Modules
Inputs Switching (n)	=	# Inputs/4
Outputs Switching (p)	=	# Output/4
First Routed Array Clock Loads =	=	40% of Sequential
$(q_1)$		Modules
Second Routed Array Clock Loads =	=	40% of Sequential
$(q_2)$		Modules
Load Capacitance (C <sub>L</sub> )	=	35 pF
Average Logic Module Switching =	=	F/10
Rate (f <sub>m</sub> )		
Average Input Switching Rate (f <sub>n</sub> )	=	F/5
Average Output Switching Rate (f <sub>p</sub> ) =	=	F/10
Average First Routed Array Clock	=	F/2
Rate $(f_{q1})$		
Average Second Routed Array	=	F/2
Clock Rate (f <sub>q2</sub> )		
Average Dedicated Array Clock	=	F
Rate $(f_{s1})$		
Average Dedicated I/O Clock Rate =	=	F
$(f_{s2})$		




# **ACT 3 Timing Model\***





\*Values shown for A1425A-3.

# **Output Buffer Delays**



## **AC Test Loads**









# **Sequential Module Timing Characteristics**


# Flip-Flops



# I/O Module: Sequential Input Timing Characteristics



# I/O Module: Sequential Output Timing Characteristics





# Predictable Performance: Tightest Delay Distributions

Propagation delay between logic modules depends on the resistive and capacitive loading of the routing tracks, the interconnect elements, and the module inputs being driven. Propagation delay increases as the length of routing tracks, the number of interconnect elements, or the number of inputs increases.

From a design perspective, the propagation delay can be statistically correlated or modeled by the fanout (number of loads) driven by a module. Higher fanout usually requires some paths to have longer lengths of routing track.

The ACT 3 family delivers the tightest fanout delay distribution of any FPGA. This tight distribution is achieved in two ways: by decreasing the delay of the interconnect elements and by decreasing the number of interconnect elements per path.

Actel's patented PLICE antifuse offers a very low resistive/capacitive interconnect. The ACT 3 family's antifuses offer nominal levels of  $200\Omega$  resistance and 6 femtofarad (fF) capacitance per antifuse.

The ACT 3 fanout distribution is also tighter than alternative devices due to the low number of antifuses required per interconnect path. The ACT 3 family's proprietary architecture limits the number of antifuses per path to only four, with 90% of interconnects using only two antifuses.

The ACT 3 family's tight fanout delay distribution offers an FPGA design environment in which fanout can be traded for the increased performance of reduced logic level designs. This also simplifies performance estimates when designing with ACT 3 devices.

**Table 6 •** Logic Module and Routing Delay by Fanout (ns) (Worst-Case Commercial Conditions)

Speed	FO=1	FO=2	FO=3	FO=4	FO=8
-3	2.9	3.2	3.4	3.7	4.8

#### **Timing Characteristics**

Timing characteristics for ACT 3 devices fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all ACT 3 family members. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design is complete. Delay values may then be determined by using the ALS timer utility or performing simulation with post-layout delays.

# **Critical Nets and Typical Nets**

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most time-critical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to 6% of the nets in a design may be designated as critical, while 90% of the nets in a design are typical.

#### Long Tracks

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three and sometimes four antifuse connections. This increases capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically up to 6% of the nets in a fully utilized device require long tracks. Long tracks contribute approximately 4 ns to 14 ns delay, and is represented statistically in higher fanout (FO=8) routing delays (noted in the Specifications section).

#### **Timing Derating**

ACT 3 devices are manufactured in a CMOS process; therefore, device performance varies according to temperature, voltage, and process variations. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing.

# Timing Derating Factor (Temperature and Voltage)

	Indu	strial		Military
	Min.	Max.	Min.	Max.
(Commercial Minimum/Maximum Specification) x	0.66	1.07	0.63	1.17


# Timing Derating Factor for Designs at Typical Temperature ( $T_J = 25^{\circ}C$ ) and Voltage (5.0V)

(Commercial Maximum Specification) x 0.85

# Temperature and Voltage Derating Factors (Normalized to Worst-Case Commercial, $T_J = 4.75V$ , $70^{\circ}C$ )

	-55	-40	0	25	70	85	125
4.50	0.72	0.76	0.85	0.90	1.04	1.07	1.17
4.75	0.70	0.73	0.82	0.87	1.00	1.03	1.12
5.00	0.68	0.71	0.79	0.84	0.97	1.00	1.09
5.25	0.66	0.69	0.77	0.82	0.94	0.97	1.06
5.50	0.63	0.66	0.74	0.79	0.90	0.93	1.01

# Junction Temperature and Voltage Derating Curves (Normalized to Worst-Case Commercial, $T_J = 4.75V$ , $70^{\circ}$ C)



**Note:** This derating factor applies to all routing and propagation delays.



# **A1460BP Timing Characteristics**

# (Worst-Case Commercial Conditions, $V_{CC} = 4.75V$ , $T_J = 70^{\circ}C$ )<sup>1</sup>

Logic Modul	e Propagation Delays <sup>2</sup>	'–3' §	Speed	'–2' S	peed	'–1' S	Speed	'Std' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>PD</sub>	Internal Array Module		2.0		2.3		2.6		3.0	ns
t <sub>CO</sub>	Sequential Clock to Q		2.0		2.3		2.6		3.0	ns
t <sub>CLR</sub>	Asynchronous Clear to Q		2.0		2.3		2.6		3.0	ns
Predicted Ro	outing Delays <sup>3</sup>									
t <sub>RD1</sub>	FO=1 Routing Delay		0.9		1.0		1.1		1.3	ns
t <sub>RD2</sub>	FO=2 Routing Delay		1.2		1.4		1.6		1.8	ns
t <sub>RD3</sub>	FO=3 Routing Delay		1.4		1.6		1.8		2.1	ns
t <sub>RD4</sub>	FO=4 Routing Delay		1.7		1.9		2.2		2.5	ns
t <sub>RD8</sub>	FO=8 Routing Delay		2.8		3.2		3.6		4.2	ns
Logic Modul	e Sequential Timing									
t <sub>SUD</sub>	Flip-Flop Data Input Set-Up	0.5		0.6		0.7		0.8		ns
t <sub>HD</sub>	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t <sub>SUD</sub>	Latch Data Input Set-Up	0.5		0.6		0.7		0.8		ns
t <sub>HD</sub>	Latch Data Input Hold	0.0		0.0		0.0		0.0		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	2.4		3.2		3.8		4.8		ns
t <sub>WCLKA</sub>	Flip-Flop Clock Pulse Width	2.4		3.2		3.8		4.8		ns
t <sub>A</sub>	Flip-Flop Clock Input Period	5.0		6.8		8.0		10.0		ns
f <sub>MAX</sub>	Flip-Flop Clock Frequency		200		150		125		100	MHz

<sup>1.</sup>  $V_{CC} = 3.0V$  for 3.3V specifications.

<sup>2.</sup> For dual-module macros, use  $t_{PD} + t_{RDI} + t_{PDn}$  or  $t_{CO} + t_{RDI} + t_{PDn}$  or  $t_{PDI} + t_{RDI} + t_{SUD}$ , whichever is appropriate.

<sup>3.</sup> Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

# **A1460BP Timing Characteristics** (continued)

# (Worst-Case Commercial Conditions)

I/O Module In	put Propagation Delays	' <b>–3</b> ' \$	'-3' Speed		'-2' Speed		peed	'Std' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>INY</sub>	Input Data Pad to Y		2.8		3.2		3.6		4.2	ns
t <sub>ICKY</sub>	Input Reg IOCLK Pad to Y		4.7		5.3		6.0		7.0	ns
tocky	Output Reg IOCLK Pad to Y		4.7		5.3		6.0		7.0	ns
t <sub>ICLRY</sub>	Input Asynchronous Clear to Y		4.7		5.3		6.0		7.0	ns
t <sub>OCLRY</sub>	Output Asynchronous Clear to Y		4.7		5.3		6.0		7.0	ns
Predicted Inp	out Routing Delays <sup>1</sup>									
t <sub>IRD1</sub>	FO=1 Routing Delay		0.9		1.0		1.1		1.3	ns
t <sub>IRD2</sub>	FO=2 Routing Delay		1.2		1.4		1.6		1.8	ns
t <sub>IRD3</sub>	FO=3 Routing Delay		1.4		1.6		1.8		2.1	ns
t <sub>IRD4</sub>	FO=4 Routing Delay		1.7		1.9		2.2		2.5	ns
t <sub>IRD8</sub>	FO=8 Routing Delay		2.8		3.2		3.6		4.2	ns
I/O Module S	equential Timing									
t <sub>INH</sub>	Input F-F Data Hold (w.r.t. IOCLK Pad)	0.0		0.0		0.0		0.0		ns
t <sub>INSU</sub>	Input F-F Data Set-Up (w.r.t. IOCLK Pad)	1.3		1.5		1.8		2.0		ns
t <sub>IDEH</sub>	Input Data Enable Hold (w.r.t. IOCLK Pad)	0.0		0.0		0.0		0.0		ns
t <sub>IDESU</sub>	Input Data Enable Set-Up (w.r.t. IOCLK Pad)	5.8		6.5		7.5		8.6		ns
t <sub>OUTH</sub>	Output F-F Data Hold (w.r.t. IOCLK Pad)	0.7		0.8		0.9		1.0		ns
t <sub>OUTSU</sub>	Output F-F Data Set-Up (w.r.t. IOCLK Pad)	0.7		0.8		0.9		1.0		ns
t <sub>ODEH</sub>	Output Data Enable Hold (w.r.t. IOCLK Pad)	0.3		0.4		0.4		0.5		ns
t <sub>ODESU</sub>	Output Data Enable Set-Up (w.r.t. IOCLK Pad)	1.3		1.5		1.7		2.0		ns

Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device
performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based
on actual routing delay measurements performed on the device prior to shipment.



# **A1460BP Timing Characteristics** (continued)

# (Worst-Case Commercial Conditions)

I/O Module -	- TTL Output Timing <sup>1</sup>	'-3' Speed	'-2' Speed	'-1' Speed	'Std' Speed	
Parameter	Description	Min. Max.	Min. Max.	Min. Max.	Min. Max.	Units
t <sub>DHS</sub>	Data to Pad, High Slew	5.0	5.6	6.4	7.5	ns
t <sub>DLS</sub>	Data to Pad, Low Slew	8.0	9.0	10.2	12.0	ns
t <sub>ENZHS</sub>	Enable to Pad, Z to H/L, High Slew	4.0	4.5	5.1	6.0	ns
t <sub>ENZLS</sub>	Enable to Pad, Z to H/L, Low Slew	7.4	8.3	9.4	11.0	ns
t <sub>ENHSZ</sub>	Enable to Pad, H/L to Z, High Slew	7.8	8.7	9.9	11.6	ns
t <sub>ENLSZ</sub>	Enable to Pad, H/L to Z, Low Slew	7.4	8.3	9.4	11.0	ns
t <sub>CKHS</sub>	IOCLK Pad to Pad H/L, High Slew	9.0	9.0	10.0	11.5	ns
t <sub>CKLS</sub>	IOCLK Pad to Pad H/L, Low Slew	12.8	12.8	15.3	17.0	ns
d <sub>TLHHS</sub>	Delta Low to High, High Slew	0.02	0.02	0.03	0.03	ns/pF
d <sub>TLHLS</sub>	Delta Low to High, Low Slew	0.05	0.05	0.06	0.07	ns/pF
d <sub>THLHS</sub>	Delta High to Low, High Slew	0.04	0.04	0.04	0.05	ns/pF
d <sub>THLLS</sub>	Delta High to Low, Low Slew	0.05	0.05	0.06	0.07	ns/pF
I/O Module -	- CMOS Output Timing <sup>1</sup>					
t <sub>DHS</sub>	Data to Pad, High Slew	6.2	7.0	7.9	9.3	ns
t <sub>DLS</sub>	Data to Pad, Low Slew	11.7	13.1	14.9	17.5	ns
t <sub>ENZHS</sub>	Enable to Pad, Z to H/L, High Slew	5.2	5.9	6.6	7.8	ns
t <sub>ENZLS</sub>	Enable to Pad, Z to H/L, Low Slew	8.9	10.0	11.3	13.3	ns
t <sub>ENHSZ</sub>	Enable to Pad, H/L to Z, High Slew	7.4	8.3	9.4	11.0	ns
t <sub>ENLSZ</sub>	Enable to Pad, H/L to Z, Low Slew	7.4	8.3	9.4	11.0	ns
t <sub>CKHS</sub>	IOCLK Pad to Pad H/L, High Slew	10.4	10.4	12.1	13.8	ns
t <sub>CKLS</sub>	IOCLK Pad to Pad H/L, Low Slew	14.5	14.5	17.4	19.3	ns
d <sub>TLHHS</sub>	Delta Low to High, High Slew	0.04	0.04	0.05	0.06	ns/pF
d <sub>TLHLS</sub>	Delta Low to High, Low Slew	0.07	0.08	0.09	0.11	ns/pF
d <sub>THLHS</sub>	Delta High to Low, High Slew	0.03	0.03	0.03	0.04	ns/pF
d <sub>THLLS</sub>	Delta High to Low, Low Slew	0.04	0.04	0.04	0.05	ns/pF

Note:

1. Delays based on 35pF loading.

# **A1460BP Timing Characteristics** (continued)

# (Worst-Case Commercial Conditions)

	Dedicated (H	ard-Wired) I/O Clock Network	'–3' §	Speed	' <b>–2</b> ' §	Speed	'–1' S	Speed	'Std'	Speed	
Pad to I/O Module Input   2.3   2.6   3.0   3.5   ns     Input   Minimum Pulse Width High   2.4   3.2   3.8   4.8   ns     Input   Minimum Pulse Width Low   2.4   3.2   3.8   4.8   ns     Input   Minimum Pulse Width Low   2.4   3.2   3.8   4.8   ns     Input   Minimum Asynchronous Pulse Width   2.4   3.2   3.8   4.8   ns     Input   Minimum Period   5.0   6.8   8.0   10.0   ns     Input Low to High (Pad to S-Module Input)   3.7   4.1   4.7   5.5   ns     Input High to Low (Pad to S-Module Input)   3.7   4.1   4.7   5.5   ns     Input High to Low (Pad to S-Module Input)   2.4   3.2   3.8   4.8   ns     Input High to Low (Pad to S-Module Input)   3.7   4.1   4.7   5.5   ns     Input High to Low (Pad to S-Module Input)   3.7   4.1   4.7   5.5   ns     Input High to Low (Pad to S-Module Input)   3.7   4.1   4.7   5.5   ns     Input High to Low (Pad to S-Module Input)   3.7   4.1   4.7   5.5   ns     Input High to Low (Pad to S-Module Input)   3.7   4.1   4.7   5.5   ns     Input High to Low (Pad to S-Module Input)   3.7   4.1   4.7   5.5   ns     Input High to Low (Pad to S-Module Input)   3.7   4.1   4.7   5.5   ns     Input High to Low (Pad to S-Module Input)   3.7   4.1   4.7   5.5   ns     Input High to Low (Pad to S-Module Input)   3.7   4.1   4.7   5.5   ns     Input High to Low (Pad to S-Module Input)   3.7   4.1   4.7   5.5   ns     Input High to Low (Pad to S-Module Input)   3.7   4.1   4.7   5.5   ns     Input High to Low (Pad to S-Module Input)   3.7   4.1   4.7   5.5   ns     Input High to Low (Pad to S-Module Input)   3.7   4.1   4.7   4.7   5.5   ns     Input High to Low (Pad to S-Module Input)   3.7   4.1   4.7   4.7   5.5   ns     Input High to Low (Pad to S-Module Input)   3.7   4.1   4.7   4.7   5.5   ns     Input High to Low (Pad to S-Module Input)   3.7   4.1   4.7   4.7   4.7   5.5   ns     Input High to Low (Pad to S-Module Input)   3.7   4.1   4.7   4.7   4.7   5.5   ns     Input High to Low (Pad to S-Module Input)   4.5   5.4   6.1   ns     Input Low to High (Pad to S-Module Input)   4.5	Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Ligorwil         Minimum Pulse Width Low         2.4         3.2         3.8         4.8         ns           Ligosaphw         Minimum Asynchronous Pulse Width         2.4         3.2         3.8         4.8         ns           Ligor Minimum Skew         0.6         0.6         0.6         0.6         0.6         ns           Ligor Minimum Period         5.0         6.8         8.0         10.0         ns           Ligor Minimum Period         5.0         6.8         8.0         10.0         ns           Dedicated (Hard-Wired) Array Clock Network         1         100         MH:         MH:           Ligor High to Low (Pact to S-Module Input)         3.7         4.1         4.7         5.5         ns           Ligor High to Low (Pact to S-Module Input)         3.7         4.1         4.7         5.5         ns           Ligor High to Low (Pact to S-Module Input)         3.7         4.1         4.7         5.5         ns           Ligor High to Low (Pact to S-Module Input)         3.7         4.1         4.7         5.5         ns           Ligor High to Low (Pact to S-Module Input)         3.7         4.1         4.7         5.5         ns           Ligor High to Low (Pact to S-Module Input)	t <sub>IOCKH</sub>			2.3		2.6		3.0		3.5	ns
No   No   No   No   No   No   No   No	t <sub>IOPWH</sub>	Minimum Pulse Width High	2.4		3.2		3.8		4.8		ns
Width	t <sub>IOPWL</sub>	Minimum Pulse Width Low	2.4		3.2		3.8		4.8		ns
Hope   Minimum Period   5.0   6.8   8.0   10.0   ns	t <sub>IOSAPW</sub>	•	2.4		3.2		3.8		4.8		ns
The company color   The colo	t <sub>IOCKSW</sub>	Maximum Skew		0.6		0.6		0.6		0.6	ns
Dedicated (Hard-Wired) Array Clock Network	t <sub>IOP</sub>	Minimum Period	5.0		6.8		8.0		10.0		ns
the Khall Input Low to High (Pad to S-Module Input) (P	f <sub>IOMAX</sub>	Maximum Frequency		200		150		125		100	MHz
thckL         Input High to Low (Pad to S-Module Input)         3.7         4.1         4.7         5.5         ns           thpWH         Minimum Pulse Width High         2.4         3.2         3.8         4.8         ns           thpWL         Minimum Pulse Width Low         2.4         3.2         3.8         4.8         ns           thCKSW         Maximum Skew         0.6         0.6         0.6         0.6         ns           thMAX         Maximum Frequency         200         150         125         100         MHz           ROUTE Array Clock Networks         track         track         10.0         ns           track         Input High to Low (FO=256)         6.0         6.8         7.7         9.0         ns           track         Input High to Low (FO=256)         6.0         6.8         7.7         9.0         ns           track         Input High to Low (FO=256)         4.1         4.5         5.4         6.1         ns           track         Input High to Low (FO=256)         4.1         4.5         5.4         6.1         ns           track         Input High to Low (FO=256)         4.1         4.5         5.4         6.1 <td>Dedicated (H</td> <td>ard-Wired) Array Clock Network</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	Dedicated (H	ard-Wired) Array Clock Network									
(Pad to S-Module Input)         3.7         4.1         4.7         5.5         ns           t <sub>HPWH</sub> Minimum Pulse Width High         2.4         3.2         3.8         4.8         ns           t <sub>HPWL</sub> Minimum Pulse Width Low         2.4         3.2         3.8         4.8         ns           t <sub>HCKSW</sub> Maximum Skew         0.6         0.6         0.6         0.6         0.6         ns           t <sub>HP</sub> Minimum Period         5.0         6.8         8.0         10.0         ns           t <sub>HMAX</sub> Maximum Frequency         200         150         125         100         MHz           Routed Array Clock Networks         t <sub>RCKH</sub> Input Low to High (FO=256)         6.0         6.8         7.7         9.0         ns           t <sub>RCKL</sub> Input High to Low (FO=256)         6.0         6.8         7.7         9.0         ns           t <sub>RPWH</sub> Min. Pulse Width High (FO=256)         4.1         4.5         5.4         6.1         ns           t <sub>RCKSW</sub> Maximum Skew (FO=128)         1.2         1.4         1.6         1.8         ns           t <sub>RP</sub> Minimum Period (FO=256)         8.3	t <sub>HCKH</sub>			3.7		4.1		4.7		5.5	ns
tHPWL         Minimum Pulse Width Low         2.4         3.2         3.8         4.8         ns           tHCKSW         Maximum Skew         0.6         0.6         0.6         0.6         0.6         ns           tHP         Minimum Period         5.0         6.8         8.0         10.0         ns           fHMAX         Maximum Frequency         200         150         125         100         MHz           Routed Array Clock Networks           tRCKH         Input Low to High (FO=256)         6.0         6.8         7.7         9.0         ns           tRCKL         Input High to Low (FO=256)         6.0         6.8         7.7         9.0         ns           tRPWH         Min. Pulse Width Low (FO=256)         4.1         4.5         5.4         6.1         ns           tRCKSW         Maximum Skew (FO=128)         1.2         1.4         1.6         1.8         ns           tRP         Minimum Period (FO=256)         8.3         9.3         11.1         12.5         ns           fRMAX         Maximum Frequency (FO=256)         120         105         90         80         MHz           Clock-to-Clock Skews         0.0         2.6	t <sub>HCKL</sub>			3.7		4.1		4.7		5.5	ns
tHCKSW         Maximum Skew         0.6         0.6         0.6         0.6         0.6         0.6         ns           tHP         Minimum Period         5.0         6.8         8.0         10.0         ns           fHMAX         Maximum Frequency         200         150         125         100         MHz           Routed Array Clock Networks         Temporal Route Methods           tRCKH         Input Low to High (FO=256)         6.0         6.8         7.7         9.0         ns           tRCKL         Input High to Low (FO=256)         6.0         6.8         7.7         9.0         ns           tRPWH         Min. Pulse Width High (FO=256)         4.1         4.5         5.4         6.1         ns           tRPWL         Min. Pulse Width Low (FO=256)         4.1         4.5         5.4         6.1         ns           tRCKSW         Maximum Skew (FO=128)         1.2         1.4         1.6         1.8         ns           tRP         Minimum Period (FO=256)         8.3         9.3         11.1         12.5         ns           fRMAX         Maximum Frequency (FO=256)         120         105         90         80         MHz <th< td=""><td>t<sub>HPWH</sub></td><td>Minimum Pulse Width High</td><td>2.4</td><td></td><td>3.2</td><td></td><td>3.8</td><td></td><td>4.8</td><td></td><td>ns</td></th<>	t <sub>HPWH</sub>	Minimum Pulse Width High	2.4		3.2		3.8		4.8		ns
$t_{HP} \\ \text{Minimum Period} \\ \text{Maximum Frequency} \\ \text{200} \\ \text{150} \\ \text{125} \\ \text{100} \\ \text{MHz} \\ \text{Routed Array Clock Networks} \\ \\ t_{RCKH} \\ \text{Input Low to High (FO=256)} \\ \text{Input High to Low (FO=256)} \\ \text{Routed Array Clock Networks} \\ \\ t_{RCKH} \\ \text{Input High to Low (FO=256)} \\ \text{Input High to Low (FO=256)} \\ \text{Routed Array Clock Networks} \\ \\ \text{Input High to Low (FO=256)} \\ \text{Routed Array Clock Networks} \\ \\ \text{Input High to Low (FO=256)} \\ \text{Routed Array Clock Networks} \\ \\ \text{Input High to Low (FO=256)} \\ \text{Routed Array Clock Networks} \\ \text{Input High to Low (FO=256)} \\ \text{Routed Array Clock Networks} \\ \text{Input High to Low (FO=256)} \\ \text{Routed Array Clock Networks} \\ \text{Input High to Low (FO=256)} \\ \text{Routed Array Clock Networks} \\ \text{Input High to Low (FO=256)} \\ \text{Routed Array Clock Networks} \\ \text{Routed Array Clock Networks} \\ \text{Input High to Low (FO=256)} \\ \text{Routed Array Clock Networks} \\ Routed Arra$	t <sub>HPWL</sub>	Minimum Pulse Width Low	2.4		3.2		3.8		4.8		ns
fhmax         Maximum Frequency         200         150         125         100         MHz           Routed Array Clock Networks         t <sub>RCKH</sub> Input Low to High (FO=256)         6.0         6.8         7.7         9.0         ns           t <sub>RCKL</sub> Input High to Low (FO=256)         6.0         6.8         7.7         9.0         ns           t <sub>RPWH</sub> Min. Pulse Width High (FO=256)         4.1         4.5         5.4         6.1         ns           t <sub>RPWL</sub> Min. Pulse Width Low (FO=256)         4.1         4.5         5.4         6.1         ns           t <sub>RCKSW</sub> Maximum Skew (FO=128)         1.2         1.4         1.6         1.8         ns           t <sub>RP</sub> Minimum Period (FO=256)         8.3         9.3         11.1         12.5         ns           f <sub>RMAX</sub> Maximum Frequency (FO=256)         120         105         90         80         MHz           Clock-to-Clock Skews         I/O Clock to R-Clock Skew         0.0         2.6         0.0         2.7         0.0         2.9         0.0         3.0         ns           t <sub>IORCKSW</sub> I/O Clock to R-Clock Skew         0.0         1.7         0.0         1.7         0.0         1.7         0.0         1.7         0.0         5.0         0.0	t <sub>HCKSW</sub>	Maximum Skew		0.6		0.6		0.6		0.6	ns
Routed Array Clock Networks	t <sub>HP</sub>	Minimum Period	5.0		6.8		8.0		10.0		ns
t <sub>RCKH</sub> Input Low to High (FO=256)         6.0         6.8         7.7         9.0         ns           t <sub>RCKL</sub> Input High to Low (FO=256)         6.0         6.8         7.7         9.0         ns           t <sub>RPWH</sub> Min. Pulse Width High (FO=256)         4.1         4.5         5.4         6.1         ns           t <sub>RPWL</sub> Min. Pulse Width Low (FO=256)         4.1         4.5         5.4         6.1         ns           t <sub>RCKSW</sub> Maximum Skew (FO=128)         1.2         1.4         1.6         1.8         ns           t <sub>RP</sub> Minimum Period (FO=256)         8.3         9.3         11.1         12.5         ns           f <sub>RMAX</sub> Maximum Frequency (FO=256)         120         105         90         80         MHz           Clock-to-Clock Skews           t <sub>IOHCKSW</sub> I/O Clock to H-Clock Skew         0.0         2.6         0.0         2.7         0.0         2.9         0.0         3.0         ns           t <sub>IORCKSW</sub> I/O Clock to R-Clock Skew         0.0         1.7         0.0         1.7         0.0         1.7         0.0         1.7         0.0         1.7         0.0         1.0         0.0	f <sub>HMAX</sub>	Maximum Frequency		200		150		125		100	MHz
$t_{\text{RCKL}} \hspace{0.2cm} 0.2cm$	Routed Array	Clock Networks									
$t_{RPWH}  \text{Min. Pulse Width High (FO=256)}  4.1  4.5  5.4  6.1  \text{ns} \\ t_{RPWL}  \text{Min. Pulse Width Low (FO=256)}  4.1  4.5  5.4  6.1  \text{ns} \\ t_{RCKSW}  \text{Maximum Skew (FO=128)}  1.2  1.4  1.6  1.8  \text{ns} \\ t_{RP}  \text{Minimum Period (FO=256)}  8.3  9.3  11.1  12.5  \text{ns} \\ t_{RMAX}  \text{Maximum Frequency (FO=256)}  120  105  90  80  \text{MHz} \\ \hline \textbf{Clock-to-Clock Skews} \\ \hline \textbf{t}_{IOHCKSW}  I/O \text{ Clock to H-Clock Skew}  0.0  2.6  0.0  2.7  0.0  2.9  0.0  3.0  \text{ns} \\ t_{IORCKSW}  I/O \text{ Clock to R-Clock Skew}  0.0  1.7  0.0  1.7  0.0  1.7  0.0  1.7  \text{ns} \\ \text{(FO = 64)}  0.0  5.0  0.0  5.0  0.0  5.0  0.0  5.0  \text{ns} \\ \hline \textbf{t}_{HRCKSW}  H-Clock to R-Clock Skew}  0.0  1.3  0.0  1.0  0.0  1.0  0.0  1.0  \text{ns} \\ \hline \textbf{t}_{HRCKSW}  H-Clock to R-Clock Skew}  \textbf{(FO = 64)}  0.0  1.3  0.0  1.0  0.0  1.0  0.0  1.0  \text{ns} \\ \hline \textbf{t}_{HRCKSW}  \textbf{(FO = 64)}  0.0  1.3  0.0  1.0  0.0  1.0  0.0  1.0  \text{ns} \\ \hline \textbf{t}_{HRCKSW}  \textbf{(FO = 64)}  0.0  1.3  0.0  1.0  0.0  1.0  0.0  1.0  0.0  1.0  0.0  1.0  0.0  1.0  0.0$	t <sub>RCKH</sub>	Input Low to High (FO=256)		6.0		6.8		7.7		9.0	ns
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	t <sub>RCKL</sub>	Input High to Low (FO=256)		6.0		6.8		7.7		9.0	ns
$t_{\text{RCKSW}} \\ t_{\text{RCKSW}} \\ \text{Maximum Skew (FO=128)} \\ t_{\text{RP}} \\ \text{Minimum Period (FO=256)} \\ \text{8.3} \\ \text{9.3} \\ \text{11.1} \\ \text{12.5} \\ \text{ns} \\ \text{f}_{\text{RMAX}} \\ \text{Maximum Frequency (FO=256)} \\ \text{120} \\ \text{105} \\ \text{90} \\ \text{80} \\ \text{MHz} \\ \text{Clock-to-Clock Skews} \\ \text{Clock-to-Clock Skews} \\ \text{I/O Clock to H-Clock Skew} \\ \text{I/O Clock to H-Clock Skew} \\ \text{I/O Clock to R-Clock Skew} \\ \text{(FO = 64)} \\ \text{(FO = 216)} \\ \text{0.0} \\ \text{1.7} \\ \text{0.0} \\ \text{1.7} \\ \text{0.0} \\ \text{1.7} \\ \text{0.0} \\ \text{1.7} \\ \text{0.0} \\ \text{0.0} \\ \text{5.0} \\ \text{0.0} \\ \text{5.0} \\ \text{0.0} \\ \text{1.0} \\ 1$	t <sub>RPWH</sub>	Min. Pulse Width High (FO=256)	4.1		4.5		5.4		6.1		ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	t <sub>RPWL</sub>	Min. Pulse Width Low (FO=256)	4.1		4.5		5.4		6.1		ns
f <sub>RMAX</sub> Maximum Frequency (FO=256)         120         105         90         80         MHz           Clock-to-Clock Skews           t <sub>IOHCKSW</sub> I/O Clock to H-Clock Skew         0.0         2.6         0.0         2.7         0.0         2.9         0.0         3.0         ns           t <sub>IORCKSW</sub> I/O Clock to R-Clock Skew (FO = 64)         0.0         1.7         0.0         1.7         0.0         1.7         0.0         1.7         ns           t <sub>HRCKSW</sub> H-Clock to R-Clock Skew (FO = 64)         0.0         1.3         0.0         1.0         0.0         1.0         0.0         1.0         0.0         1.0         ns	t <sub>RCKSW</sub>	Maximum Skew (FO=128)		1.2		1.4		1.6		1.8	ns
Clock-to-Clock Skews           t <sub>IOHCKSW</sub> I/O Clock to H-Clock Skew         0.0         2.6         0.0         2.7         0.0         2.9         0.0         3.0         ns           t <sub>IORCKSW</sub> I/O Clock to R-Clock Skew (FO = 64)         0.0         1.7         0.0         1.7         0.0         1.7         0.0         1.7         0.0         1.7         ns           t <sub>HRCKSW</sub> H-Clock to R-Clock Skew (FO = 64)         0.0         1.3         0.0         1.0         0.0         1.0         0.0         1.0         0.0         1.0         ns	t <sub>RP</sub>	Minimum Period (FO=256)	8.3		9.3		11.1		12.5		ns
t <sub>IOHCKSW</sub> I/O Clock to H-Clock Skew 0.0 2.6 0.0 2.7 0.0 2.9 0.0 3.0 ns t <sub>IORCKSW</sub> I/O Clock to R-Clock Skew (FO = 64) 0.0 1.7 0.0 1.7 0.0 1.7 0.0 1.7 ns (FO = 216) 0.0 5.0 0.0 5.0 0.0 5.0 0.0 5.0 ns t <sub>HRCKSW</sub> H-Clock to R-Clock Skew (FO = 64) 0.0 1.3 0.0 1.0 0.0 1.0 0.0 1.0 ns	f <sub>RMAX</sub>	Maximum Frequency (FO=256)		120		105		90		80	MHz
t <sub>IORCKSW</sub> I/O Clock to R-Clock Skew (FO = 64) 0.0 1.7 0.0 1.7 0.0 1.7 0.0 1.7 ns (FO = 216) 0.0 5.0 0.0 5.0 0.0 5.0 ns t <sub>HRCKSW</sub> (FO = 64) 0.0 1.3 0.0 1.0 0.0 1.0 0.0 1.0 ns	Clock-to-Cloc	ck Skews									
	t <sub>IOHCKSW</sub>	I/O Clock to H-Clock Skew	0.0	2.6	0.0	2.7	0.0	2.9	0.0	3.0	ns
(FO = 64) 0.0 1.3 0.0 1.0 0.0 1.0 0.0 1.0 ns	<sup>t</sup> iorcksw	(FO = 64)									
( CO = 210) $0.0$ $3.0$ $0.0$ $3.0$ $0.0$ $3.0$ $0.0$ $3.0$ $0.0$	<sup>t</sup> HRCKSW		0.0 0.0	1.3 3.0	0.0 0.0	1.0 3.0	0.0 0.0	1.0 3.0	0.0 0.0	1.0 3.0	ns ns

Note:

1. Delays based on 35pF loading.



# **A14100BP Timing Characteristics**

# (Worst-Case Commercial Conditions, $V_{CC} = 4.75V$ , $T_J = 70^{\circ}C$ )<sup>1</sup>

Logic Modul	e Propagation Delays <sup>2</sup>	'–3' §	Speed	'–2' S	Speed	'–1' S	peed	'Std'	Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>PD</sub>	Internal Array Module		2.0		2.3		2.6		3.0	ns
t <sub>CO</sub>	Sequential Clock to Q		2.0		2.3		2.6		3.0	ns
t <sub>CLR</sub>	Asynchronous Clear to Q		2.0		2.3		2.6		3.0	ns
Predicted Ro	outing Delays <sup>3</sup>									
t <sub>RD1</sub>	FO=1 Routing Delay		0.9		1.0		1.1		1.3	ns
t <sub>RD2</sub>	FO=2 Routing Delay		1.2		1.4		1.6		1.8	ns
t <sub>RD3</sub>	FO=3 Routing Delay		1.4		1.6		1.8		2.1	ns
t <sub>RD4</sub>	FO=4 Routing Delay		1.7		1.9		2.2		2.5	ns
t <sub>RD8</sub>	FO=8 Routing Delay		2.8		3.2		3.6		4.2	ns
Logic Modul	e Sequential Timing									
t <sub>SUD</sub>	Flip-Flop Data Input Set-Up	0.5		0.6		0.8		0.8		ns
t <sub>HD</sub>	Flip-Flop Data Input Hold	0.0		0.0		0.5		0.5		ns
t <sub>SUD</sub>	Latch Data Input Set-Up	0.5		0.6		0.8		0.8		ns
t <sub>HD</sub>	Latch Data Input Hold	0.0		0.0		0.5		0.5		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	2.4		3.2		3.8		4.8		ns
t <sub>WCLKA</sub>	Flip-Flop Clock Pulse Width	2.4		3.2		3.8		4.8		ns
t <sub>A</sub>	Flip-Flop Clock Input Period	5.0		6.8		8.0		10.0		ns
f <sub>MAX</sub>	Flip-Flop Clock Frequency		200		150		125		100	MHz

<sup>1.</sup>  $V_{CC} = 3.0V$  for 3.3V specifications.

<sup>2.</sup> For dual-module macros, use  $t_{PD} + t_{RDI} + t_{PDn}$ ,  $t_{CO} + t_{RDI} + t_{PDn}$  or  $t_{PDI} + t_{RDI} + t_{SUD}$ , whichever is appropriate.

<sup>3.</sup> Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

# **A14100BP Timing Characteristics** (continued)

# (Worst-Case Commercial Conditions)

I/O Module Input Propagation Delays		' <b>–</b> 3' \$	Speed	' <b>–2</b> ' §	Speed	'–1' S	Speed	'Std'	Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>INY</sub>	Input Data Pad to Y		2.8		3.2		3.6		4.2	ns
t <sub>ICKY</sub>	Input Reg IOCLK Pad to Y		4.7		5.3		6.0		7.0	ns
t <sub>OCKY</sub>	Output Reg IOCLK Pad to Y		4.7		5.3		6.0		7.0	ns
t <sub>ICLRY</sub>	Input Asynchronous Clear to Y		4.7		5.3		6.0		7.0	ns
t <sub>OCLRY</sub>	Output Asynchronous Clear to Y		4.7		5.3		6.0		7.0	ns
Predicted In	put Routing Delays <sup>1</sup>									
t <sub>IRD1</sub>	FO=1 Routing Delay		0.9		1.0		1.1		1.3	ns
t <sub>IRD2</sub>	FO=2 Routing Delay		1.2		1.4		1.6		1.8	ns
t <sub>IRD3</sub>	FO=3 Routing Delay		1.4		1.6		1.8		2.1	ns
t <sub>IRD4</sub>	FO=4 Routing Delay		1.7		1.9		2.2		2.5	ns
t <sub>IRD8</sub>	FO=8 Routing Delay		2.8		3.2		3.6		4.2	ns
I/O Module S	Sequential Timing									
t <sub>INH</sub>	Input F-F Data Hold (w.r.t. IOCLK Pad)	0.0		0.0		0.0		0.0		ns
t <sub>INSU</sub>	Input F-F Data Set-Up (w.r.t. IOCLK Pad)	1.2		1.4		1.5		1.8		ns
t <sub>IDEH</sub>	Input Data Enable Hold (w.r.t. IOCLK Pad)	0.0		0.0		0.0		0.0		ns
t <sub>IDESU</sub>	Input Data Enable Set-Up (w.r.t. IOCLK Pad)	5.8		6.5		7.5		8.6		ns
t <sub>OUTH</sub>	Output F-F Data Hold (w.r.t. IOCLK Pad)	0.7		0.8		1.0		1.0		ns
t <sub>OUTSU</sub>	Output F-F Data Set-Up (w.r.t. IOCLK Pad)	0.7		0.8		1.0		1.0		ns
t <sub>ODEH</sub>	Output Data Enable Hold (w.r.t. IOCLK Pad)	0.3		0.4		0.5		0.5		ns
t <sub>ODESU</sub>	Output Data Enable Set-Up (w.r.t. IOCLK Pad)	1.3		1.5		2.0		2.0		ns

Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device
performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based
on actual routing delay measurements performed on the device prior to shipment.



# **A14100BP Timing Characteristics** (continued)

# (Worst-Case Commercial Conditions)

I/O Module – TTL Output Timing <sup>1</sup>		'-3' Speed	'-2' Speed	'-1' Speed	'Std' Speed	
Parameter	Description	Min. Max.	Min. Max.	Min. Max.	Min. Max.	Units
t <sub>DHS</sub>	Data to Pad, High Slew	5.0	5.6	6.4	7.5	ns
t <sub>DLS</sub>	Data to Pad, Low Slew	8.0	9.0	10.2	12.0	ns
t <sub>ENZHS</sub>	Enable to Pad, Z to H/L, High Slew	4.0	4.5	5.1	6.0	ns
t <sub>ENZLS</sub>	Enable to Pad, Z to H/L, Low Slew	7.4	8.3	9.4	11.0	ns
t <sub>ENHSZ</sub>	Enable to Pad, H/L to Z, High Slew	8.0	9.0	10.2	12.0	ns
t <sub>ENLSZ</sub>	Enable to Pad, H/L to Z, Low Slew	7.4	8.3	9.4	11.0	ns
t <sub>CKHS</sub>	IOCLK Pad to Pad H/L, High Slew	9.5	9.5	10.5	12.0	ns
t <sub>CKLS</sub>	IOCLK Pad to Pad H/L, Low Slew	12.8	12.8	15.3	17.0	ns
$d_{TLHHS}$	Delta Low to High, High Slew	0.02	0.02	0.03	0.03	ns/pF
$d_{TLHLS}$	Delta Low to High, Low Slew	0.05	0.05	0.06	0.07	ns/pF
d <sub>THLHS</sub>	Delta High to Low, High Slew	0.04	0.04	0.04	0.05	ns/pF
d <sub>THLLS</sub>	Delta High to Low, Low Slew	0.05	0.05	0.06	0.07	ns/pF
I/O Module –	- CMOS Output Timing <sup>1</sup>					
t <sub>DHS</sub>	Data to Pad, High Slew	6.2	7.0	7.9	9.3	ns
t <sub>DLS</sub>	Data to Pad, Low Slew	11.7	13.1	14.9	17.5	ns
t <sub>ENZHS</sub>	Enable to Pad, Z to H/L, High Slew	5.2	5.9	6.6	7.8	ns
t <sub>ENZLS</sub>	Enable to Pad, Z to H/L, Low Slew	8.9	10.0	11.3	13.3	ns
t <sub>ENHSZ</sub>	Enable to Pad, H/L to Z, High Slew	8.0	9.0	10.0	12.0	ns
t <sub>ENLSZ</sub>	Enable to Pad, H/L to Z, Low Slew	7.4	8.3	9.4	11.0	ns
t <sub>CKHS</sub>	IOCLK Pad to Pad H/L, High Slew	10.4	10.4	12.4	13.8	ns
t <sub>CKLS</sub>	IOCLK Pad to Pad H/L, Low Slew	14.5	14.5	17.4	19.3	ns
d <sub>TLHHS</sub>	Delta Low to High, High Slew	0.04	0.04	0.05	0.06	ns/pF
d <sub>TLHLS</sub>	Delta Low to High, Low Slew	0.07	0.08	0.09	0.11	ns/pF
d <sub>THLHS</sub>	Delta High to Low, High Slew	0.03	0.03	0.03	0.04	ns/pF
d <sub>THLLS</sub>	Delta High to Low, Low Slew	0.04	0.04	0.04	0.05	ns/pF

Note:

1. Delays based on 35pF loading.

# **A14100BP Timing Characteristics** (continued)

# (Worst-Case Commercial Conditions)


Dedicated (Hard-Wired) I/O Clock Network		' <b>–</b> 3' §	Speed	' <b>–2</b> ' §	Speed	'–1' S	Speed	'Std'	Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>IOCKH</sub>	Input Low to High (Pad to I/O Module Input)		2.3		2.6		3.0		3.5	ns
t <sub>IOPWH</sub>	Minimum Pulse Width High	2.4		3.3		3.8		4.8		ns
t <sub>IOPWL</sub>	Minimum Pulse Width Low	2.4		3.3		3.8		4.8		ns
t <sub>IOSAPW</sub>	Minimum Asynchronous Pulse Width	2.4		3.3		3.8		4.8		ns
t <sub>IOCKSW</sub>	Maximum Skew		0.6		0.6		0.7		8.0	ns
t <sub>IOP</sub>	Minimum Period	5.0		6.8		8.0		10.0		ns
f <sub>IOMAX</sub>	Maximum Frequency		200		150		125		100	MHz
Dedicated (H	ard-Wired) Array Clock Network									
t <sub>HCKH</sub>	Input Low to High (Pad to S-Module Input)		3.7		4.1		4.7		5.5	ns
t <sub>HCKL</sub>	Input High to Low (Pad to S-Module Input)		3.7		4.1		4.7		5.5	ns
t <sub>HPWH</sub>	Minimum Pulse Width High	2.4		3.3		3.8		4.8		ns
t <sub>HPWL</sub>	Minimum Pulse Width Low	2.4		3.3		3.8		4.8		ns
t <sub>HCKSW</sub>	Maximum Skew		0.6		0.6		0.7		0.8	ns
t <sub>HP</sub>	Minimum Period	5.0		6.8		8.0		10.0		ns
$f_{\text{HMAX}}$	Maximum Frequency		200		150		125		100	MHz
Routed Array	/ Clock Networks									
t <sub>RCKH</sub>	Input Low to High (FO=256)		6.0		6.8		7.7		9.0	ns
t <sub>RCKL</sub>	Input High to Low (FO=256)		6.0		6.8		7.7		9.0	ns
t <sub>RPWH</sub>	Min. Pulse Width High (FO=256)	4.1		4.5		5.4		6.1		ns
t <sub>RPWL</sub>	Min. Pulse Width Low (FO=256)	4.1		4.5		5.4		6.1		ns
t <sub>RCKSW</sub>	Maximum Skew (FO=128)		1.2		1.4		1.6		1.8	ns
t <sub>RP</sub>	Minimum Period (FO=256)	8.3		9.3		11.1		12.5		ns
f <sub>RMAX</sub>	Maximum Frequency (FO=256)		120		105		90		80	MHz
Clock-to-Clock Skews										
t <sub>IOHCKSW</sub>	I/O Clock to H-Clock Skew	0.0	2.6	0.0	2.7	0.0	2.9	0.0	3.0	ns
t <sub>IORCKSW</sub>	I/O Clock to R-Clock Skew (FO = 64) (FO = 350)	0.0 0.0	1.7 5.0	0.0 0.0	17 5.0	0.0 0.0	1.7 5.0	0.0 0.0	1.7 5.0	ns ns
t <sub>HRCKSW</sub>	H-Clock to R-Clock Skew (FO = 64) (FO = 350)	0.0 0.0	1.3 3.0	0.0 0.0	1.0 3.0	0.0 0.0	1.0 3.0	0.0 0.0	1.0 3.0	ns ns

<sup>1.</sup> Delays based on 35pF loading.



# **Package Pin Assignments**

## 160-Pin PQFP (Top View)



#### 160-Pin PQFP

Pin Number	A1460BP Function
1	GND
2	SDI, I/O
5	I/O
9	MODE
10	$V_{CC}$
14	I/O
15	GND
18	$V_{CC}$
19	GND
20	I/O
24	I/O
27	I/O
28	$V_{CC}$
29	$V_{CC}$
40	GND
41	I/O
43	I/O
45	I/O
46	$V_{CC}$
47	I/O
49	I/O
51	I/O
53	I/O
58	PRB, I/O
59	GND
60	$V_{CC}$
62	HCLK, I/O
63	GND
74	I/O
75	$V_{CC}$
76	I/O
77	I/O
78	I/O
80	IOPCL, I/O
81	GND


Pin Number	A1460BP Function
90	V <sub>CC</sub>
91	$V_{CC}$
92	I/O
93	I/O
98	GND
99	$V_{CC}$
100	I/O
103	GND
107	I/O
109	I/O
110	$V_{CC}$
111	GND
112	$V_{CC}$
113	I/O
119	I/O
120	IOCLK, I/O
121	GND
124	I/O
127	I/O
136	CLKA, I/O
137	CLKB, I/O
138	$V_{CC}$
139	GND
140	$V_{CC}$
141	GND
142	PRA, I/O
143	I/O
145	I/O
147	I/O
149	I/O
151	I/O
153	I/O
154	$V_{CC}$
160	DCLK, I/O

- 1. All unlisted pin numbers are user I/Os.
- 2. NC: Denotes "No Connection"
- MODE should be terminated to GND through a 10K resistor to enable ActionProbe usage; otherwise, it can be terminated directly to GND.



# Package Pin Assignments (continued)

#### 176-Pin TQFP (Top View)



#### 176-Pin TQFP

Pin Number	A1460BP Function
1	GND
2	SDI, I/O
10	MODE
11	$V_{CC}$
20	I/O
21	GND
22	$V_{CC}$
23	GND
32	$V_{CC}$
33	$V_{CC}$
44	GND
49	I/O
51	I/O
63	I/O
64	PRB, I/O
65	GND
66	$V_{CC}$
67	$V_{CC}$
69	HCLK, I/O
82	I/O
83	I/O
88	IOPCL, I/O
89	GND


Pin Number	A1460BP Function
98	V <sub>CC</sub>
99	$V_{CC}$
108	GND
109	$V_{CC}$
110	GND
119	I/O
121	I/O
122	$V_{CC}$
123	GND
124	$V_{CC}$
132	IOCLK, I/O
133	GND
138	I/O
152	CLKA, I/O
153	CLKB, I/O
154	$V_{CC}$
155	GND
156	$V_{CC}$
157	PRA, I/O
158	I/O
170	I/O
176	DCLK, I/O

- 1. All unlisted pin numbers are user I/Os.
- 2. NC: Denotes "No Connection"
- 3. MODE should be terminated to GND through a 10K resistor to enable ActionProbe usage; otherwise, it can be terminated directly to GND.



# Package Pin Assignments (continued)

# 208-Pin PQFP, RQFP (Top View)



208-Pin PQFP, RQFP

Pin Number	A1460BP Function	A14100BP Function
1	GND	GND
2	SDI, I/O	SDI, I/O
11	MODE	MODE
12	$V_{CC}$	$V_{CC}$
25	$V_{CC}$	$V_{CC}$
26	GND	GND
27	$V_{CC}$	$V_{CC}$
28	GND	GND
40	$V_{CC}$	$V_{CC}$
41	$V_{CC}$	$V_{CC}$
52	GND	GND
53	NC	I/O
60	$V_{CC}$	$V_{CC}$
65	NC	I/O
76	PRB, I/O	PRB, I/O
77	GND	GND
78	$V_{CC}$	$V_{CC}$
79	GND	GND
80	$V_{CC}$	$V_{CC}$
82	HCLK, I/O	HCLK, I/O
98	$V_{CC}$	$V_{CC}$
102	NC	I/O
104	IOPCL, I/O	IOPCL, I/O
105	GND	GND
114	V <sub>CC</sub>	$V_{CC}$


Pin Number	A1460BP Function	A14100BP Function
115	V <sub>CC</sub>	V <sub>CC</sub>
116	NC	I/O
129	GND	GND
130	$V_{CC}$	$V_{CC}$
131	GND	GND
132	$V_{CC}$	$V_{CC}$
145	$V_{CC}$	V <sub>CC</sub>
146	GND	GND
147	NC	I/O
148	$V_{CC}$	$V_{CC}$
156	IOCLK, I/O	IOCLK, I/O
157	GND	GND
158	NC	I/O
164	$V_{CC}$	V <sub>CC</sub>
180	CLKA, I/O	CLKA, I/O
181	CLKB, I/O	CLKB, I/O
182	$V_{CC}$	V <sub>CC</sub>
183	GND	GND
184	$V_{CC}$	$V_{CC}$
185	GND	GND
186	PRA, I/O	PRA, I/O
195	NC	I/O
201	$V_{CC}$	$V_{CC}$
205	NC	I/O
208	DCLK, I/O	DCLK, I/O

- 1. All unlisted pin numbers are user I/Os.
- 2. NC: Denotes "No Connection"
- 3. MODE should be terminated to GND through a 10K resistor to enable ActionProbe usage; otherwise, it can be terminated directly to GND.



# Package Pin Assignments (continued)

# 225-Pin BGA (Top View)




A1460BP Function	Location
CLKA or I/O	C8
CLKB or I/O	B8
DCLK or I/O	B2
GND	A1, A15, D15, F8, G7, G8, G9, H6, H7, H8, H9, H10, J7, J8, J9, K8, P2, R15
HCLK or I/O	P9
IOCLK or I/O	B14
IOPCL or I/O	P14
MODE	D1
NC	A11, B5, B7, D8, D12, F6, F11, H1, H12, H14, K11, L1, L13, N8, P5, R1, R8, R11, R14
PRA OR I/O	A7
PRB or I/O	L7
SDI or I/O	D4
V <sub>CC</sub>	A8, B12, D5, D14, E3, E8, E13, H2, H3, H11, H15, K4, L2, L12, M8, M15, P4, P8, R13

- 1. Unused I/O pins are designated as outputs by ALS and are driven LOW.
- 2. All unassigned pins are available for use as I/Os.
- 3. MODE should be terminated to GND through a 10K resistor to enable ActionProbe usage; otherwise, it can be terminated directly to GND.

# Package Pin Assignments (continued)

# 313-Pin BGA (Top View)



A14100BP Function	Location
CLKA or I/O	J13
CLKB or I/O	G13
DCLK or I/O	B2
GND	A1, A25, AD2, AE25, J21, L13, M12, M14, N11, N13, N15, P12, P14, R13
HCLK or I/O	T14
IOCLK or I/O	B24
IOPCL or I/O	AD24
MODE	G3
NC	A3, A13, A23, AA5, AA9, AA23, AB2, AB4, AB20, AC13, AC25, AD22, AE1, AE21, B14, C5, C25, D4, D24, E3, E21, F6, F10, F16, G1, G25, H18, H24, J1, J7, J25, K12, L15, L17, M6, N1, N5, N7, N21, N23, P20, R11, T6, T8, U9, U13, U21, V16, W7, Y20, Y24
PRA OR I/O	H12
PRB or I/O	AD12
SDI or I/O	C1
V <sub>CC</sub>	AB18, AD6, AE13, C13, C19, E13, G9, H22, K8, K20, M16, N3, N9, N25, U5, W13, V2, V22, V24

- 1. Unused I/O pins are designated as outputs by ALS and are driven LOW.
- All unassigned pins are available for use as I/Os.
- 3. MODE should be terminated to GND through a 10K resistor to enable ActionProbe usage; otherwise, it can be terminated directly to GND.

Actel and the Actel logo are registered trademarks of Actel Corporation.

All other trademarks are the property of their owners.



# Take it to a higher level.

http://www.actel.com

#### **Actel Corporation**

955 East Arques Avenue Sunnyvale, California 94086 USA

**Tel:** 408.739.1010 **Fax:** 408.739.1540

# Actel Europe Ltd.

Daneshill House, Lutyens Close Basingstoke, Hampshire RG24 8AG United Kingdom

**Tel:** +44.(0)1256.305600 **Fax:** +44.(0)1256.355420