



**ACTEL CORPORATION**


---

ACTEL TRAINING

VERILOG LAB GUIDE FOR LIBERO IDE ver2.3

---






# Introduction to the Actel Verilog Design Flow

## Introduction

This guide will take you through the design flow for Verilog using Actel Libero IDE version 2.3. It explains briefly how to use the software tools and provides information about the example design.

Libero™ IDE HDL Design Flow



Actel Verilog Design Flow

## Overview

### Purpose

The purpose of this lab is to become familiar with the Actel Verilog design flow. For this exercise, we will implement a 16-bit loadable counter with an asynchronous reset and synchronous enable in an AX500 FPGA.

### Tools

For this lab, you will use the following tools:

- Libero IDE ver 2.3
- WaveFormer Lite 8.9
- ModelSim for Actel ver 5.6b
- Synplicity ver 7.2
- Designer R1-2003

### Function

16 bit synchronous counter triggered with the positive edge of the clock

### Pin list

ENABLE = enable count active high


RESETn = asynchronous reset of the counter active low

CLK = master clock


LOAD = parallel load of the counter active high

DATA = 16 bit data input to counter

COUNT = 16 bit counter output



*Counter block diagram*



## Creating a project in Libero IDE

### Creating a Libero IDE Project and entering the source file



Start Libero IDE by double clicking on the Actel Libero IDE shortcut on your desktop or by clicking **Start > Programs > Libero IDE 2.3 > Libero IDE Design Environment**.

From the File menu click *New Project*. The New Project dialog box appears, as shown.


Enter the following in the New Project dialog box:

**Project Name:** Enter counter16 in the Project Name field (note that a folder named counter16 will be created under the specified project location)

**Location:** Browse to C:\Actelprj

**Family:** Select Axcelerator from the Family drop-down list box

**HDL:** Select Verilog




Click **OK**. The project "counter16" is created and opened in Libero IDE.

### Creating the Verilog source file


From the file menu, click **New**. In the New dialog box, select Verilog Module and enter *counter16* as the name. Click **OK** to open the HDL editor.

In the HDL editor, enter the description of a 16 bit counter as described in the overview section.

Note: you can copy the description of the counter from Appendix A of this document and paste it into the Libero IDE HDL editor.




Save the counter description by selecting **Save** from the Libero IDE **File** menu. The counter description will be visible in the HDL editor and on the Design Hierarchy tab as shown in the figure below:



Select the File Manager tab in the Libero IDE Design Explorer window. Select *counter16* under HDL Files, then right mouse click and select **Check HDL file**. If your counter description has no syntax errors,

"Syntax checking for C:\Actelprj\counter16\hdl\counter16.v is successful" will appear on the **Output** tab in the Libero IDE GUI.

Correct any syntax errors that exist in your counter description and save the file.



# Section 2

## Performing functional simulation


In this section you will generate stimulus for the counter and perform a functional (pre-synthesis simulation).

### Creating Stimulus with WaveFormer Lite

WaveFormer Lite generates Verilog testbenches from drawn waveforms. There are three basic steps for creating test benches using WaveFormer Lite and Actel Libero IDE:

- Import Signal Information
- Draw WaveForms
- Export the Verilog Testbench

To launch WaveFormer Lite and import signal information into it, go to the **Design Hierarchy** tab in the Libero IDE Design Explorer Window and highlight *counter16*. Right click and select “**Create Stimulus**” to invoke WaveFormer Lite.




Note: if counter16 does not appear in bold font on the Design Hierarchy tab, highlight counter16, right mouse click and select “**Set As Root**”.

WaveFormer Lite launches, with the port signals appearing in the Diagram window.

For additional information on using WaveFormer Lite, refer to the WaveFormer Lite User’s Guide (wflite.pdf) which is contained in the docs folder in your Libero IDE installation path.









WaveFormer Lite Diagram Window

Save the timing diagram by clicking **Save** from the WaveFormer Lite **File** menu.

In the Save As dialog box, enter *counter16.btim* as the file name then click **Save** to save the timing diagram.




Generate the Verilog testbench by selecting **Export Timing Diagrams As** (Export menu). In the Save As dialog box, select **Verilog Top Level TestBench (\*.v)** in the "Save As Type" pull-down menu. Enter *counter16\_tb.v* in the filename box and click **Save** to generate the testbench. After WaveFormer Lite creates the file, it will display its contents in the Report window so that you can quickly verify that the file is correct.




Exit WaveFormer Lite by selecting **Exit** (File menu). Select **Yes** when prompted about closing all text files.


The waveform file and the testbench will appear on the File Manager tab in the Libero IDE Design Explorer window.




## Performing pre-synthesis simulation with ModelSim for Actel

To perform pre-synthesis simulation, double click the **ModelSim Simulation**  button in the Libero IDE Process window, or right mouse click on *counter16* (*Design Hierarchy* tab) in the Design Explorer Window and select **Run Pre-Synthesis Simulation**.

A dialog box will open indicating that no testbench stimulus is associated with counter16. Select the **Associate stimulus** radio button and click **OK**.




In the Select Stimulus dialog box, highlight *counter16\_tb.v* and click **Add** to add the testbench to the Associated Files box.




Click **OK** to close the Select Stimulus dialog box and launch the ModelSim for Actel simulator.

The ModelSim for Actel Verilog Simulator will open and compile the source file and the testbench.




When the compilation completes, the simulator will run for 1 us and a Wave window will open to display the simulation results.



*ModelSim for Actel Wave Window*

Scroll in the wave window to verify the counter works correctly. Use the zoom buttons to zoom in and out as necessary. The radix for the data and count signals can be changed to improve readability.



*Wave window Toolbar Buttons.*

Exit the simulator by selecting **Quit** from the **File** menu in the ModelSim for Actel window. Enter **Yes** in the **Quit VSIM** dialog box.





Section  
**3**

## Synthesizing the counter

### Creating a Synplicity project


In this section, you will synthesize the counter design with Synplicity to create an EDIF netlist.

Invoke Synplify by double clicking the **Synplify Synthesis** button  in the Libero IDE Process Window or by right mouse clicking on *counter16* in the Libero IDE Design Explorer Window and selecting **Synthesize**. The Synplicity main window will open.



*Synplicity main window*

Change the target device by clicking the **Change** button.




The "Options for Implementation: counter16\_syn: hdl" dialog box will open. In the device tab, confirm the following are set and click **OK**:

- Technology: Actel Axcelerator
- Part: AX500
- Speed Grade: -3
- Fanout Guide: 10 (default)
- Hard Limit to Fanout: off (unchecked)
- Disable I/O Insertion: off (default).

In Synplicity's main window:


- Set the Frequency to 100 MHz
- Turn resource sharing off (unchecked)
- Symbolic FSM Compiler turned off (unchecked)



Click the **RUN** button. Synplify will now compile and synthesize the *counter16* design into a file called *counter16.edn*. When the **Ready...** on the main user interface in Synplify changes to **Done...** the design has been successfully mapped to the Axcelerator family.

**Done!**

The resultant EDIF file, *counter16.edn*, and a structural Verilog netlist will be visible under Implementation Files on the Libero IDE File Manager tab in the Design Explorer Window.



Click on the **View Log** button and scroll through the log file to answer the following questions:

**Utilization**

Combinational Cells: \_\_\_\_\_ Sequential Cells: \_\_\_\_\_


**Frequency**


Estimate Frequency: \_\_\_\_\_ MHz \_\_\_\_\_ ns

# Section 4

## Simulating the counter structural Verilog netlist

In this section, you will simulate the structural Verilog netlist of the counter using the Verilog testbench that was created in section 2.


Click the **ModelSim Simulation**  button in the Libero IDE Process window, or right mouse click on *counter* (Design Hierarchy tab) in the Design Explorer Window and select **Run Post-Synthesis Simulation**.



The ModelSim for Actel Verilog Simulator will open and compile the source file and the testbench.

When the compilation completes, the simulator will run for 1 us and a Wave window will open to display the simulation results.

Scroll in the wave window to verify the counter works correctly. Use the zoom buttons to zoom in and out as necessary. The radix for the data and count signals can be changed to improve readability.









# Section 5

## Place and Routing the COUNTER

The next step in the design flow is to use Actel's Designer to implement the counter design in an AX500.

### Opening Designer R1-2003


Double click the **Designer Place-and-Route**  button in the Libero IDE Process window, or right mouse click on *counter16* (*Design Hierarchy* tab) in the Design Explorer Window and select **Run Designer**. This starts the Designer place & route tool.




Click the **Compile** button to begin the process. The **Device Selection Wizard** will open. Select the AX500 and the 484FBGA package. Accept the default speed grade and die voltage and click **Next**.


Next, the **Device Selection Wizard - Variations** window opens. Accept the default settings and click **Next**.

The **Device Selection Wizard - Operating Conditions** window opens. Accept the default settings and click **Finish**. Designer will then read the netlist, checking for errors and compile it for the next step. Once completed, the **Compile** button will turn green.






*Designer GUI after compiling the counter16 design*



## Assigning Pin locations

Next use the optional step and define the pin-out of the device *prior* to place and route. The Pin Editor can be used to make and edit I/O macro pin assignments and select I/O pin standards for families which support multiple I/O standards.

Click the **PinEdit** button to open the **Pin Editor**.




In the **PinEdit** window, the following color-coding scheme is used to denote pin type:

- Package pins shown in green with a black center are available for signals.
- Package pins shown in red are reserved for power and ground.
- Package pins shown in blue with a black center are for reserved pins (e.g. JTAG and Probe pins) and for special pins such as clock inputs.

Selecting a signal pin will cause the pin outline to change from green to white. After assigning signals to a pin, the pin outline will change to yellow indicating a fixed pin assignment.

The Axcelerator Family supports multiple I/O standards and I/Os are grouped onto I/O banks. The I/O banks are color coded for quick identification. Colors can be customized using the Pin Editor Color Manager if desired.


Drag the Signal CLK from the **Unassigned** pane and drop it on the package pin labeled HCLKAP (pin E10). Note that CLK now moves to the **Assigned** pane and the spreadsheet below is updated to reflect the assignment of the CLK signal.



Drag and drop the RESETn signal to the package pin labeled CLKEP (pin V13). Note that each signal moves to the **Assigned** pane and the spreadsheet is updated as it is placed.

Assign other signals to unused green pins. When you are finished placing all the pins, click **File > Close**, to quit **PinEdit** and return to **Designer**. Answer **Yes** when prompted if you want to save changes you made in **Pin Edit**.

## Layout



Now you will place and route the counter design – 100% automatically. To invoke the place & route tool, click the Layout button. Accept the default settings in the **Layout Options** window and click **OK**. If you had added timing constraints, the Timing-Driven option would be available. For designs which were previously place & routed that have minor changes, you could select **On** or **Fix** under the **Incremental** options in the Layout window.


Layout will place and route our design, and the Layout button will turn green when completed.

## Timer



Next, we will do a quick timing analysis on the counter design. Invoke Timer by clicking the **Timer** icon. The Timer window will open showing a speedometer with the max clock frequency for the counter design. Note the frequency, temp and speed grade. When finished, **File > Close**, to quit.

What frequency did Timer indicate the counter would run?



## Exporting a Timing Report

You can export a timing report for the counter design from Designer. From Designer's main menu, select **Tools > Reports**. In the Report Types dialog box, select **Timer** in the drop down menu then click **OK**. In the Timing Report Dialog box, click **Options**.


Select sort by **Actual**. In the **Longest/Shortest Path(s)** field, enter **10**. Click **OK**.

Click **OK** in the Timing Report dialog box to accept the other default settings.

A Timing Report Dialog window will open as shown on the next page.

In the Timing Report window, select **File > Save As**. Name the file **counter16.rpt**.

Select **File > Close** to close the Timing Report window.



```
counter16 - Timer Report
File Help
Design: counter16
Family: axcelerator
Die: AX500
Package: 484 FBGA
Radiation Exposure: 0 KRad
Temperature: COM
Voltage: COM
Speed Grade: -3
Design State: Post-Layout
Timing: Worst Case
Path Tracing: Longest Paths
Break at Clk/G pins: True
Break at Preset/Clr pins: True
Break at Data pins of Latches: True


Section Clock Frequency
      Actual      Required  ClockName
      203.42MHz      N/A      CLK
End Section

Section $Inputs() to $Outputs()
--- No Paths found ---
End Section

Section $Inputs() to $Registers(CLK):$DataPins()
Delay(ns) Slack(ns)      Pins
      3.48      N/A      From: LOAD
                          To: COUNT2OZ_3/UO:D
      3.44      N/A      From: LOAD
```

*Timing report for the counter*

## Back-annotate




To do timing simulation using post-layout results, you need to generate the necessary files: post-placement netlist and an SDF (Standard Delay Format) file with actual timing numbers from our place & route. Click the **Back-Annotate** button and the Back-Annotate window will open.

Accept all defaults and click **OK** (see figure to right).




## Saving your design files



Be sure the save your work! When finished, click **File** > **Save** then **File** > **Exit**, to close Designer.

After exiting Designer, the Actel database (*counter16.adb*) and the timing information (*counter16\_ba.sdf*) will be visible in the Libero IDE Design Explorer window on the File manager tab under Implementation Files.








Section  
**6**


## Back-Annotated Timing Simulation

### Invoking the Simulator


In this section, you will simulate the structural Verilog netlist of the counter using the Verilog testbench that was created in section 2 and the actual timing numbers (SDF) exported from Designer in section 5.

Click the **ModelSim Simulation**  button in the Libero IDE Process window, or right mouse click on *counter16* (*Design Hierarchy* tab) in the Design Explorer Window and select **Run Post-Layout Simulation**.

The ModelSim for Actel Verilog Simulator will open and compile the source file and the testbench.



Observe the waveforms in the Wave window and confirm that the counter operates correctly and your results match the results from Sections 2 and 4. Change the radix of the signals and use the zoom controls as necessary to match the results shown below.




## Timing analysis

Using the zoom controls and the cursors in the Wave window you can measure the length of time it takes for COUNT to change after a rising clock edge.

You will need to zoom in to an area in order to measure the time.

To make a time measurement between two edges, add cursors to the Wave window by clicking **Insert > Cursor** from the Wave menu. Drag one of the cursors to a rising edge of **clk** and drag the other cursor to the following transition on **count**. The difference between the cursors will be visible at the bottom of the Wave window. Note the time.



1. What was the time between the rising clock edge and COUNT changing?
2. What does this number represent?

Close the simulator by clicking **File > Quit** from the main menu. Select **Yes** when prompted if you are sure you want to quit.

Close Libero IDE by clicking **File > Exit** from the main menu.

## APPENDIX A: Verilog SOURCE CODE

```
// counter16
// 16 bit loadable counter with enable and asynchronous reset
// Actel Corporation
// October 1, 2001

module counter16 (CLK, RESETn, LOAD, ENABLE, DATA, COUNT);
input CLK, RESETn, LOAD, ENABLE;
input [15:0] DATA;
output [15:0] COUNT;
reg [15:0] COUNT;

always @(posedge CLK or negedge RESETn)
begin
    if (!RESETn)
        COUNT <= 15'b0;
    else
        if (LOAD == 1'b1)
            COUNT <= DATA;
        else
            if (ENABLE == 1'b1)
                COUNT <= COUNT + 1;
end

endmodule
```

## Appendix B: Verilog Testbench

```
// Generated by WaveFormer Lite Version 8.9 at 16:30:54 on 11/11/2002
`timescale 1ns / 1ps
module stimulus(CLK,RESEtN,LOAD,ENABLE,DATA,COUNT);

output CLK;
output RESEtN;
reg RESEtN;
output LOAD;
reg LOAD;
output ENABLE;
reg ENABLE;
output [15:0] DATA;
reg [15:0] DATA;
input [15:0] COUNT;

wire [1:0] tb_status;
reg [1:0] tb_status_driver;
assign tb_status = tb_status_driver;

parameter tb_stop_time = 1200;

real CLK_JFall;
real CLK_JRise;
real CLK_MaxHL;
real CLK_MaxLH;
real CLK_MinHL;
real CLK_MinLH;
real CLK_Duty;
real CLK_Period;
real CLK_Offset;

task AssignExpressions;
begin
    CLK_JFall = 0.0;
    CLK_JRise = 0.0;
    CLK_MaxHL = 0.0;
    CLK_MaxLH = 0.0;
    CLK_MinHL = 0.0;
    CLK_MinLH = 0.0;
    CLK_Duty = 50.0;
    CLK_Period = 10.0;
    CLK_Offset = 0.0;
end
endtask // AssignExpressions

initial
begin
    AssignExpressions;
    tb_status_driver <= 1'b1;
end
```

**ACTEL TRAINING PROGRAM**  
**VERILOG LAB GUIDE FOR LIBERO IDE VER 2.3**

```

    #(tb_stop_time)
    tb_status_driver <= 1'b0;
end

wire [63:0] CLK_Offset_bits = $realtobits(CLK_Offset);
wire [63:0] CLK_Period_bits = $realtobits(CLK_Period);
wire [63:0] CLK_Duty_bits = $realtobits(CLK_Duty);
wire [63:0] CLK_MinLH_bits = $realtobits(CLK_MinLH);
wire [63:0] CLK_MaxLH_bits = $realtobits(CLK_MaxLH);
wire [63:0] CLK_MinHL_bits = $realtobits(CLK_MinHL);
wire [63:0] CLK_MaxHL_bits = $realtobits(CLK_MaxHL);
wire [63:0] CLK_JRise_bits = $realtobits(CLK_JRise);
wire [63:0] CLK_JFall_bits = $realtobits(CLK_JFall);

tb_clock_minmax #(1) tb_CLK(tb_status[1:0],
                            CLK,
                            CLK_Offset_bits,
                            CLK_Period_bits,
                            CLK_Duty_bits,
                            CLK_MinLH_bits,
                            CLK_MaxLH_bits,
                            CLK_MinHL_bits,
                            CLK_MaxHL_bits,
                            CLK_JRise_bits,
                            CLK_JFall_bits);

initial
begin
    //SIGNAL RESETn
    RESETn = 1'b0;
    #95
    RESETn = 1'b1;
    #1105
    ;
end

initial
begin
    //SIGNAL LOAD
    LOAD = 1'b0;
    #775
    LOAD = 1'b1;
    #30
    LOAD = 1'b0;
    #395
    ;
end

initial
begin
    //SIGNAL ENABLE
    ENABLE = 1'bx;
    #0
    ENABLE = 1'b0;
    #125
    ENABLE = 1'b1;

```

**ACTEL TRAINING PROGRAM  
VERILOG LAB GUIDE FOR LIBERO IDE VER 2.3**

```
        #1075
        ;
    end

initial
    begin
        //SIGNAL DATA
        DATA = 16'h0000;
        #765
        DATA = 16'hFFF8;
        #435
        ;
    end

    initial
        #tb_stop_time $finish;

endmodule

module tb_clock_minmax(tb_status, CLK, offset_bits, period_bits, duty_bits,
minLH_bits, maxLH_bits, minHL_bits, maxHL_bits, jRise_bits, jFall_bits);
    parameter initialize = 0;

    input [1:0] tb_status;
    output CLK;
    input [63:0] offset_bits;
    input [63:0] period_bits;
    input [63:0] duty_bits;
    input [63:0] minLH_bits;
    input [63:0] maxLH_bits;
    input [63:0] minHL_bits;
    input [63:0] maxHL_bits;
    input [63:0] jRise_bits;
    input [63:0] jFall_bits;

    reg CLK;
    real offset;
    real period;
    real duty;
    real minLH;
    real maxLH;
    real minHL;
    real maxHL;
    real jRise;
    real jFall;
    real CLK_high;
    real CLK_low;

    task DriveLHInvalidRegion;
        begin
            if ( (jRise + maxLH - minLH) > 0.0 )
                begin
                    CLK <= 1'bx;
                    #((jRise + maxLH - minLH));
                end
        end
    endtask
endmodule
```

```

    end
endtask

task DriveHLInvalidRegion;
begin
    if ( (jFall + maxHL - minHL) > 0.0 )
        begin
            CLK <= 1'bx;
            #((jFall + maxHL - minHL));
        end
    end
endtask

always
begin
    @(posedge tb_status[0])
    offset = $bitstoreal( offset_bits );
    period = $bitstoreal( period_bits );
    duty = $bitstoreal( duty_bits );
    minLH = $bitstoreal( minLH_bits );
    maxLH = $bitstoreal( maxLH_bits );
    minHL = $bitstoreal( minHL_bits );
    maxHL = $bitstoreal( maxHL_bits );
    jRise = $bitstoreal( jRise_bits );
    jFall = $bitstoreal( jFall_bits );
    if (period <= 0.0)
        $display("Error: Period for clock %m is invalid (period=%f). Clock
will not be driven", period);
    else if (duty <= 0.0)
        $display("Error: Duty for clock %m is invalid (duty=%f). Clock will
not be driven", duty);
    else
        begin
            CLK_low = period * duty / 100;
            CLK_high = period - CLK_low;

            if ( (offset + (minLH - jRise/2)) >= 0.0 )
                begin
                    if (initialize)
                        CLK <= 1'b0; // drive initial state
                    #(offset + (minLH - jRise/2))
                    ;
                end
            else
                begin // wait for x
                    if (initialize)
                        CLK <= 1'bx; // in middle of X region, init to X
                    #((jRise/2 + maxLH) + (offset))
                    CLK <= 1'b1;
                    #((CLK_high - (maxLH + jRise/2) + (minHL - jFall/2)))
                    DriveHLInvalidRegion;
                    CLK <= 1'b0;
                    #((CLK_low - (maxHL + jFall/2) + (minLH - jRise/2)))
                    ;
                end
            end
        end
end

```

**ACTEL TRAINING PROGRAM**  
**VERILOG LAB GUIDE FOR LIBERO IDE VER 2.3**

```
        end
    while ( tb_status[0] == 1'b1 )
    begin : clock_loop
        DriveLHInvalidRegion;
        CLK <= 1'b1;
        #((CLK_high - (maxLH + jRise/2) + (minHL - jFall/2)))
        DriveHLInvalidRegion;
        CLK <= 1'b0;
        #((CLK_low - (maxHL + jFall/2) + (minLH - jRise/2)))
        ;
    end
end
end
endmodule
```

```
//Test bench module
module testbench;

wire CLK;
wire RESETn;
wire LOAD;
wire ENABLE;
wire [15:0] DATA;
wire [15:0] COUNT;

//Instantiation of the stimulus module.
stimulus stimulus_0 (CLK,RESETn,LOAD,ENABLE,DATA,COUNT);

//Instantiation of the product module.
counter16 counter16_0(
    .CLK(CLK),
    .RESETn(RESETn),
    .LOAD(LOAD),
    .ENABLE(ENABLE),
    .DATA(DATA),
    .COUNT(COUNT)
);

endmodule
```