Panel on System Level Design and VHDL

Peter Ashenden The University of Adelaide

currently Visiting Scholar at The University of Cincinnati

partially supported by Wright Laboratory under USAF contract F33615-95-C-1638











Language design issues

- Message passing mechanism and semantics
- Communication abstraction in entity interface
- Dynamic process creation/termination semantics – Process abstraction and interface
- Integration with existing language
- Integration with other extension (eg, SUAVE)

Result

- Improved support for system modeling in VHDL
- Single-language hardware/software design flow

VIUF Fall 1997

Ashenden — Panel on System Level Design

7