Next: About this document Up: A VHDL Methodology for Previous: Contents

Alt93

Altera. Data Book. Altera Corporation, San Jose, CA, August 1993.

AN94

Peter Alfke and Bernie New. Implementing state machines in LCA devices. In The Programmable Logic Data Book, pages 8--169 -- 8--172. Xilinx, Inc., San Jose, CA, 2nd edition, 1994. XAPP 027.001.

Fie95

Carol A. Fields. Proper use of hierarchy in hdl-based high density FPGA design. In Will Moore and Wayne Luk, editors, Field-Programmable Logic and Applications: 5th International Workshop, FPL '95, volume 975 of Lecture Notes in Computer Science, pages 168--177, Berlin, Germany, August 1995. Springer Verlag.

IEE88

IEEE. IEEE Standard VHDL Language Reference Manual. IEEE, 1988. IEEE Standard 1076-1987.

IEE93

IEEE. IEEE Standard Multivalue Logic System for VHDL Model Interoperability (std_logic_1164). IEEE, 1993. IEEE Standard 1164-1993.

Jau94

Alexander Jaud. Implementing a Hopfield neuron with VHDL under Powerview. Personal Communication, December 1994.

Mau95

Dietmar Maurer. Eine Implementation des MIPS R3000 Befehlssatzes in VHDL [An implementation of the MIPS R3000 instruction set architecture in VHDL]. Master's thesis, Technische Universität Wien, Vienna, Austria, 1995. (to be published).

Sel94

Manfred Selz. Untersuchungen zur synthesegerechten Verhaltensbeschreibung mit VHDL. PhD thesis, Universität Erlangen-Nürnberg, Erlangen, Germany, March 1994.

SST90

Eliezer Sternheim, Rajvir Singh, and Yatin Trivedi. Digital Design with Verilog HDL. Automata Publishing, Cupertino, CA, 1990.

SW94

Valentina Salapura and Günter Waleczek. Designing from VHDL behavioral description to FPGA implementation. In Proc. of AustroChip '94, pages 141--146, Brunn am Gebirge, Austria, June 1994.

SWG94

Valentina Salapura, Günter Waleczek, and Michael Gschwind. A comparison of VHDL and Statecharts-based modeling approaches. In Proc. of ITI 94, Pula, Croatia, June 1994.

Syn95a

Synopsys. Design Analyzer Reference. Synopsys, Inc., Mountain View, CA, April 1995. (Version 3.3a).

Syn95b

Synopsys. Design Compiler Family Reference. Synopsys, Inc., Mountain View, CA, April 1995. (Version 3.3a).

Syn95c

Synopsys. Finite state machine tutorial source code. ${SYNOPSYS3.3a}/ doc/syn/examples/fsm/proc2.vhd, April 1995. (Version 3.3a).

Syn95d

Synopsys. Finite State Machines--Application Note. Synopsys, Inc., Mountain View, CA, April 1995.

Syn95e

Synopsys. VHDL Compiler Reference. Synopsys, Inc., Mountain View, CA, April 1995. (Version 3.3a).

Syn95f

Synopsys. VSS Reference. Synopsys, Inc., Mountain View, CA, April 1995. (Version 3.3a).

TM91

Donald E. Thomas and Philip R. Moorby. The Verilog Hardware Description Language. Kluwer Academic Publishers, Boston, MA, 1991.

Vie94

Viewlogic Systems. Using Powerview. Viewlogic Systems, Inc., Marlboro, MA, 1994.

Wal95

Günter Waleczek. Modellierung und Synthese des MIPS/SAB R3223 in VHDL. Master's thesis, Technische Universität Wien, Vienna, Austria, 1995.

Xil94a

Xilinx. The Programmable Logic Data Book. Xilinx, Inc., San Jose, CA, 2nd edition, 1994.

Xil94b

Xilinx. XACT Reference Guide. Xilinx, Inc., San Jose, CA, April 1994.

Xil94c

Xilinx. XACT Xilinx Synopsys Interface EPLD User Guide. Xilinx, Inc., San Jose, CA, December 1994.

Xil94d

Xilinx. XACT Xilinx Synopsys Interface FPGA User Guide. Xilinx, Inc., San Jose, CA, December 1994.

Zha95

Qian Zhang. Altera and Synopsys interface. USENET News message in comp.arch.fpga, September 1995.

Next: About this document Up: A VHDL Methodology for Previous: Contents