Structural VHDL - Module 2
Outline
Introduction
Component Instantiation
Generate Statements
Configuration and Binding
Summary
